{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:37:50Z","timestamp":1754163470721,"version":"3.41.2"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T00:00:00Z","timestamp":1750896000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T00:00:00Z","timestamp":1750896000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,26]]},"DOI":"10.23919\/mixdes66264.2025.11091879","type":"proceedings-article","created":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:38:42Z","timestamp":1753900722000},"page":"135-139","source":"Crossref","is-referenced-by-count":0,"title":["SYNAPSE - A New Approach to Semi-automated Design of Ultra-low-power Application-specific Embedded Processors"],"prefix":"10.23919","author":[{"given":"Xuan","family":"Ji","sequence":"first","affiliation":[{"name":"University of Southampton,School of Electronics & Computer Science,Southampton,United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom J","family":"Ka\u017amierski","sequence":"additional","affiliation":[{"name":"University of Southampton,School of Electronics & Computer Science,Southampton,United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Basel","family":"Halak","sequence":"additional","affiliation":[{"name":"University of Southampton,School of Electronics & Computer Science,Southampton,United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1014194.800930"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/c2013-0-08305-3"},{"key":"ref3","first-page":"171","article-title":"A review of ARM processor architecture history, progress and applications","volume":"10","author":"Bibi","year":"2021","journal-title":"IEEE Access"},{"volume-title":"Designer\u2019s Guide to the Cortex-M Processor Family","year":"2022","author":"Martin","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/0167-739X(92)90017-6"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/COINS54846.2022.9855006"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2005.7476599"},{"volume-title":"Intel NIOS II Processor Reference Guide","year":"2019","key":"ref8"},{"volume-title":"Outlook 2025: The Role of RISC-V in Shaping the Future","year":"2025","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-023-05304-1"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2024.103161"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3043204"},{"volume-title":"Instruction Sets Should be Free: The Case for RISC-V","year":"2025","author":"Asanovi\u0107","key":"ref13"},{"journal-title":"Synthesis and optimization of digital circuits","year":"1994","author":"de Micheli","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-5869-1_2"},{"key":"ref16","article-title":"FPGA Image Processing with 8-bit picoRISC Core","volume-title":"MSc Dissertation","author":"Zhu","year":"2022"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TAI.2023.3308099"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-5680-9_15"},{"key":"ref19","article-title":"The THUAS RISC-V 32-bit processor in VHDL","author":"Op den Brouw","year":"2025","journal-title":"GitHub repository, v1.1.1.0 (Commit: 880cdf2)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927482"}],"event":{"name":"2025 32nd International Conference on Mixed Design of Integrated Circuits and System (MIXDES)","start":{"date-parts":[[2025,6,26]]},"location":"Szczecin, Poland","end":{"date-parts":[[2025,6,27]]}},"container-title":["2025 32nd International Conference on Mixed Design of Integrated Circuits and System (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11091817\/11091876\/11091879.pdf?arnumber=11091879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T05:08:14Z","timestamp":1753938494000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11091879\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,26]]},"references-count":20,"URL":"https:\/\/doi.org\/10.23919\/mixdes66264.2025.11091879","relation":{},"subject":[],"published":{"date-parts":[[2025,6,26]]}}}