{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:37:28Z","timestamp":1754163448230,"version":"3.41.2"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T00:00:00Z","timestamp":1750896000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T00:00:00Z","timestamp":1750896000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,26]]},"DOI":"10.23919\/mixdes66264.2025.11091994","type":"proceedings-article","created":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:38:42Z","timestamp":1753900722000},"page":"107-111","source":"Crossref","is-referenced-by-count":0,"title":["FSMLock: Sequential Logic Locking Case Study"],"prefix":"10.23919","author":[{"given":"Jacob","family":"LaPietra","sequence":"first","affiliation":[{"name":"L3Harris Technologies"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Kurdziel","sequence":"additional","affiliation":[{"name":"L3Harris Technologies"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcin","family":"\u0141ukowiak","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology,Department of Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1007\/978-3-319-68511-3_2","volume-title":"Introduction to Hardware Trojans","author":"Vosatka","year":"2018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2906547"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.1985.6313354"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3244902"},{"volume-title":"Semiconductor chip protection act of 1984","key":"ref6"},{"volume-title":"System and method for obfuscation of sequential logic through encryption","year":"2024","author":"Kurdziel","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/mixdes62605.2024.10614001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES62605.2024.10614001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2406859"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref15","first-page":"1","article-title":"Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Kamali"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687424"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697960"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.293-330"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702267"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461760"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537093"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428086"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527495"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2004.1347584"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2004.1333272"}],"event":{"name":"2025 32nd International Conference on Mixed Design of Integrated Circuits and System (MIXDES)","start":{"date-parts":[[2025,6,26]]},"location":"Szczecin, Poland","end":{"date-parts":[[2025,6,27]]}},"container-title":["2025 32nd International Conference on Mixed Design of Integrated Circuits and System (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11091817\/11091876\/11091994.pdf?arnumber=11091994","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T05:06:05Z","timestamp":1753938365000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11091994\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,26]]},"references-count":26,"URL":"https:\/\/doi.org\/10.23919\/mixdes66264.2025.11091994","relation":{},"subject":[],"published":{"date-parts":[[2025,6,26]]}}}