{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:52:51Z","timestamp":1725709971028},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8777946","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T19:44:52Z","timestamp":1564429492000},"page":"C164-C165","source":"Crossref","is-referenced-by-count":2,"title":["A 387.6fs Integrated Jitter and -80dBc Reference Spurs Ring based PLL with Track- and-Hold Charge Pump and Automatic Loop Gain Control in 7nm FinFET CMOS"],"prefix":"10.23919","author":[{"given":"Chen-Ting","family":"Ko","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ting-Kuei","family":"Kuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruei-Pin","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Hsien","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenny","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"330","author":"shen","year":"2016","journal-title":"ISSCC"},{"key":"ref3","first-page":"260","author":"tsai","year":"2015","journal-title":"ISSCC"},{"key":"ref6","first-page":"178c","author":"kuo","year":"2017","journal-title":"VLSI"},{"key":"ref5","first-page":"328","author":"chuang","year":"2017","journal-title":"ISSCC"},{"key":"ref2","first-page":"138c","author":"kuan","year":"2015","journal-title":"VLSI"},{"key":"ref1","first-page":"139","author":"gao","year":"2010","journal-title":"VLSI"}],"event":{"name":"2019 Symposium on VLSI Circuits","start":{"date-parts":[[2019,6,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08777946.pdf?arnumber=8777946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T13:20:34Z","timestamp":1566480034000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8777946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8777946","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}