{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:27:30Z","timestamp":1763724450637},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8777966","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T23:44:52Z","timestamp":1564443892000},"page":"C32-C33","source":"Crossref","is-referenced-by-count":9,"title":["A 250Mv, 0.063J\/Ghash Bitcoin Mining Engine in 14nm CMOS Featuring Dual-Vcc Sha256 Datapath and 3-Phase Latch Based Clocking"],"prefix":"10.23919","author":[{"given":"Vikram","family":"Suresh","sequence":"first","affiliation":[]},{"given":"Sudhir","family":"Satpathy","sequence":"additional","affiliation":[]},{"given":"Raghavan","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Anders","sequence":"additional","affiliation":[]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[]},{"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Cryptography & Security Sys Conf","year":"2014","author":"courtois","key":"ref4"},{"journal-title":"IEEE Micro","year":"2015","author":"barkatullah","key":"ref3"},{"journal-title":"ESSCIRC","year":"2018","author":"suresh","key":"ref5"},{"journal-title":"IEEE Computer","year":"2017","author":"bedford taylor","key":"ref2"},{"year":"0","author":"nakamoto","key":"ref1"}],"event":{"name":"2019 Symposium on VLSI Circuits","start":{"date-parts":[[2019,6,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08777966.pdf?arnumber=8777966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T17:20:14Z","timestamp":1566494414000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8777966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8777966","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}