{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:47:07Z","timestamp":1725662827107},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8777987","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T19:44:52Z","timestamp":1564429492000},"page":"C54-C55","source":"Crossref","is-referenced-by-count":7,"title":["Catena: A 0.5-V Sub-0.4-mW 16-Core Spatial Array Accelerator for Mobile and Embedded Computing"],"prefix":"10.23919","author":[{"given":"Joao P.","family":"Cerqueira","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas J.","family":"Repetti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Pu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shivam","family":"Priyadarshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martha A.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2003","key":"ref4"},{"journal-title":"ISSCC","year":"2003","author":"tschanz","key":"ref3"},{"journal-title":"ISSCC","year":"2012","author":"kim","key":"ref6"},{"journal-title":"ISSCC","year":"2017","author":"whatmough","key":"ref5"},{"journal-title":"ISSCC","year":"2012","author":"fick","key":"ref7"},{"journal-title":"FPL","year":"2009","author":"saito","key":"ref2"},{"journal-title":"JSSC","year":"2017","author":"bohnenstiehl","key":"ref1"}],"event":{"name":"2019 Symposium on VLSI Circuits","start":{"date-parts":[[2019,6,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08777987.pdf?arnumber=8777987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T13:20:29Z","timestamp":1566480029000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8777987\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8777987","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}