{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:31:06Z","timestamp":1772645466147,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8778031","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T19:44:52Z","timestamp":1564429492000},"page":"C30-C31","source":"Crossref","is-referenced-by-count":17,"title":["A 1.4 GHz 695 Giga Risc-V Inst\/s 496-Core Manycore Processor With Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS"],"prefix":"10.23919","author":[{"given":"Austin","family":"Rovinski","sequence":"first","affiliation":[]},{"given":"Chun","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Khalid","family":"Al-Hawaj","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Gao","sequence":"additional","affiliation":[]},{"given":"Shaolin","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Christopher","family":"Torng","sequence":"additional","affiliation":[]},{"given":"Scott","family":"Davidson","sequence":"additional","affiliation":[]},{"given":"Aporva","family":"Amarnath","sequence":"additional","affiliation":[]},{"given":"Luis","family":"Vega","sequence":"additional","affiliation":[]},{"given":"Bandhav","family":"Veluri","sequence":"additional","affiliation":[]},{"given":"Anuj","family":"Rao","sequence":"additional","affiliation":[]},{"given":"Tutu","family":"Ajayi","sequence":"additional","affiliation":[]},{"given":"Julian","family":"Puscar","sequence":"additional","affiliation":[]},{"given":"Steve","family":"Dai","sequence":"additional","affiliation":[]},{"given":"Ritchie","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Dustin","family":"Richmond","sequence":"additional","affiliation":[]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Ian","family":"Galton","sequence":"additional","affiliation":[]},{"given":"Christopher","family":"Batten","sequence":"additional","affiliation":[]},{"given":"Michael B","family":"Taylor","sequence":"additional","affiliation":[]},{"given":"Ronald G","family":"Dreslinski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"chen","year":"2005","journal-title":"Trans Cir and Sys"},{"key":"ref3","author":"bohnenstiehl","year":"2017","journal-title":"JSSC"},{"key":"ref5","author":"lee","year":"2014","journal-title":"ESSCIRC"},{"key":"ref2","author":"mckeown","year":"2018","journal-title":"HPCA"},{"key":"ref1","first-page":"567","author":"bell","year":"2008","journal-title":"ISSCC"}],"event":{"name":"2019 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2019,6,9]]},"end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08778031.pdf?arnumber=8778031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T13:20:35Z","timestamp":1566480035000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778031\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":5,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8778031","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}