{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:27:36Z","timestamp":1730345256355,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8778045","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T23:44:52Z","timestamp":1564443892000},"page":"C278-C279","source":"Crossref","is-referenced-by-count":1,"title":["Circuit And Systems Based on Advanced MRAM for Near Future Computing Applications"],"prefix":"10.23919","author":[{"given":"Shinobu","family":"Fujita","sequence":"first","affiliation":[]},{"given":"Satoshi","family":"Takaya","sequence":"additional","affiliation":[]},{"given":"Susumu","family":"Takeda","sequence":"additional","affiliation":[]},{"given":"Kazutaka","family":"Ikegami","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Technology Trends and Applications of MRAM from Big Data to Wearable Devices","author":"fujita","year":"2015","journal-title":"ISSCC Forum"},{"key":"ref3","article-title":"A 3.3ns-Access-Time 71.2uW\/MHz 1Mb Embedded STT-MRAM Using Physically Eliminated Read-Disturb Scheme and Normally-Off Memory Architecture","author":"noguchi","year":"2015","journal-title":"ISSCC"},{"key":"ref6","article-title":"Novel Systems and Applications with a next generation MRAM, VoCSM","author":"fujita","year":"2018","journal-title":"NVMSA (Nonvolatile Memory Systems and Applications)"},{"key":"ref5","article-title":"Using MRAM in an Intelligent Memory Hierarchy","author":"fujita","year":"2018","journal-title":"MRAM developer day"},{"key":"ref2","article-title":"Voltage-Control Spintronics Memory(VoCSM) Having Potentials of Ultra-Low Energy-Consumption and HighDensity","volume":"27","author":"yoda","year":"0","journal-title":"IEDM 2016 Technical Digest"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1218197"}],"event":{"name":"2019 Symposium on VLSI Circuits","start":{"date-parts":[[2019,6,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08778045.pdf?arnumber=8778045","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T17:19:53Z","timestamp":1566494393000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778045\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8778045","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}