{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:30:26Z","timestamp":1725705026303},"reference-count":2,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8778049","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T23:44:52Z","timestamp":1564443892000},"page":"C116-C117","source":"Crossref","is-referenced-by-count":2,"title":["A 4.8GB\/s 256Mb(x16) Reduced-Pin-Count DRAM and Controller Architecture (RPCA) to Reduce Form-Factor & Cost for IOT\/Wearable\/TCON\/Video\/AI-Edge Systems"],"prefix":"10.23919","author":[{"given":"C.","family":"Shiah","sequence":"first","affiliation":[]},{"given":"C.N.","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Richard","family":"Crisp","sequence":"additional","affiliation":[]},{"given":"C.P.","family":"Lin","sequence":"additional","affiliation":[]},{"given":"C.N.","family":"Pan","sequence":"additional","affiliation":[]},{"given":"C.P.","family":"Chuang","sequence":"additional","affiliation":[]},{"given":"H.L.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"S.H.","family":"Jheng","sequence":"additional","affiliation":[]},{"given":"T.F.","family":"Chang","sequence":"additional","affiliation":[]},{"given":"W.J.","family":"Huang","sequence":"additional","affiliation":[]},{"given":"K.C.","family":"Ting","sequence":"additional","affiliation":[]},{"given":"Rick","family":"Dai","sequence":"additional","affiliation":[]},{"given":"W.M.","family":"Huang","sequence":"additional","affiliation":[]},{"given":"B.D.","family":"Rong","sequence":"additional","affiliation":[]},{"given":"Nicky","family":"Lu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref2","article-title":"Enhancing WLCSP Reliability Through Build-Up Structure Improvements and New Solder Alloys","author":"rogers","year":"2014","journal-title":"International Wafer Level Packaging conference"},{"key":"ref1","first-page":"156","author":"griffin","year":"1998","journal-title":"ISSCC"}],"event":{"name":"2019 Symposium on VLSI Circuits","start":{"date-parts":[[2019,6,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08778049.pdf?arnumber=8778049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T17:20:30Z","timestamp":1566494430000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":2,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8778049","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}