{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:52:22Z","timestamp":1777128742199,"version":"3.51.4"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8778051","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T19:44:52Z","timestamp":1564429492000},"page":"C270-C271","source":"Crossref","is-referenced-by-count":11,"title":["A 56Gb\/s Long Reach Fully Adaptive Wireline PAM-4 Transceiver in 7nm FinFET"],"prefix":"10.23919","author":[{"given":"Dirk","family":"Pfaff","sequence":"first","affiliation":[{"name":"TSMC Ottawa, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahaboddin","family":"Moazzeni","sequence":"additional","affiliation":[{"name":"TSMC Ottawa, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leisheng","family":"Gao","sequence":"additional","affiliation":[{"name":"TSMC Ottawa, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mei-Chen","family":"Chuang","sequence":"additional","affiliation":[{"name":"TSMC, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin-Jie","family":"Wang","sequence":"additional","affiliation":[{"name":"TSMC Ottawa, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chai","family":"Palusa","sequence":"additional","affiliation":[{"name":"TSMC, San Jose, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Abbott","sequence":"additional","affiliation":[{"name":"TSMC Ottawa, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolando","family":"Ramirez","sequence":"additional","affiliation":[{"name":"TSMC Ottawa, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maher","family":"Amer","sequence":"additional","affiliation":[{"name":"TSMC Ottawa, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Chieh","family":"Huang","sequence":"additional","affiliation":[{"name":"TSMC, San Jose, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Chang","family":"Lin","sequence":"additional","affiliation":[{"name":"TSMC, San Jose, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fred","family":"Kuo","sequence":"additional","affiliation":[{"name":"TSMC, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Li","family":"Chen","sequence":"additional","affiliation":[{"name":"TSMC, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tae Young","family":"Goh","sequence":"additional","affiliation":[{"name":"TSMC Ottawa, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenny","family":"Hsieh","sequence":"additional","affiliation":[{"name":"TSMC, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A 14-GHz Bang-Bang Digital PLL with sub150fs Integrated Jitter for Wireline Applications in 7nm FinFET","author":"pfaff","year":"0","journal-title":"Proc Custom Integrated Circuit Conference April 2019"},{"key":"ref3","first-page":"378","article-title":"A 90GS\/s 8b 667mW 64x Interleaved SAR ADC in 32nm Digital SOI CMOS","author":"kull","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417905"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310207"}],"event":{"name":"2019 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2019,6,9]]},"end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08778051.pdf?arnumber=8778051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T20:59:08Z","timestamp":1772830748000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8778051","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}