{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T12:00:40Z","timestamp":1725796840024},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8778074","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T23:44:52Z","timestamp":1564443892000},"page":"T166-T167","source":"Crossref","is-referenced-by-count":5,"title":["Considerations Of Integrating Computing-In-Memory And Processing-In-Sensor Into Convolutional Neural Network Accelerators For Low-Power Edge Devices"],"prefix":"10.23919","author":[{"given":"Kea-Tiong","family":"Tang","sequence":"first","affiliation":[]},{"given":"Wei-Chen","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Zuo-Wei","family":"Yeh","sequence":"additional","affiliation":[]},{"given":"Tzu-Hsiang","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Yen-Cheng","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Cheng-Xin","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Yu-Chun","family":"Kuo","sequence":"additional","affiliation":[]},{"given":"Tai-Hsing","family":"Wen","sequence":"additional","affiliation":[]},{"given":"Mon-Shu","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Chung-Chuan","family":"Lo","sequence":"additional","affiliation":[]},{"given":"Ren-Shuo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"ISSCC","year":"2017","author":"shin","key":"ref10"},{"journal-title":"ISSCC","year":"2019","author":"si","key":"ref11"},{"journal-title":"ISSCC","year":"2019","author":"xue","key":"ref12"},{"journal-title":"ISSCC","year":"2018","author":"chen","key":"ref13"},{"journal-title":"ISSCC","year":"2017","author":"bong","key":"ref14"},{"journal-title":"VLSI","year":"2018","author":"zhong","key":"ref15"},{"journal-title":"ISSCC","year":"2019","author":"choo","key":"ref16"},{"journal-title":"ISSCC","year":"2018","author":"kumagai","key":"ref17"},{"journal-title":"VLSI","year":"2018","author":"mochida","key":"ref18"},{"journal-title":"ArXiv","year":"2018","author":"nag","key":"ref19"},{"journal-title":"NIPS","year":"2012","author":"krizhevsky","key":"ref4"},{"journal-title":"ISSCC","year":"2019","author":"lee","key":"ref3"},{"journal-title":"CVPR","year":"2016","author":"he","key":"ref6"},{"journal-title":"ICLRE","year":"2015","author":"simonyan","key":"ref5"},{"journal-title":"JSSC","year":"2017","author":"zhang","key":"ref8"},{"journal-title":"ISSCC","year":"2018","author":"biswas","key":"ref7"},{"journal-title":"ISSCC","year":"2018","author":"ueyoshi","key":"ref2"},{"journal-title":"ISSCC","year":"2016","author":"chen","key":"ref1"},{"journal-title":"ISSCC","year":"2018","author":"khwa","key":"ref9"},{"journal-title":"ISSCC","year":"2017","author":"yamazaki","key":"ref20"}],"event":{"name":"2019 Symposium on VLSI Circuits","start":{"date-parts":[[2019,6,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08778074.pdf?arnumber=8778074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,27]],"date-time":"2019-08-27T00:09:47Z","timestamp":1566864587000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":20,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8778074","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}