{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:29:34Z","timestamp":1780442974704,"version":"3.54.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8778093","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T23:44:52Z","timestamp":1564443892000},"page":"C74-C75","source":"Crossref","is-referenced-by-count":20,"title":["A 0.2 - 8 MS\/s 10b flexible SAR ADC achieving 0.35 - 2.5 fJ\/conv-step and using self-quenched dynamic bias comparator"],"prefix":"10.23919","author":[{"given":"Harijot Singh","family":"Bindra","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anne-Johan","family":"Annema","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Simon M.","family":"Louwsma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bram","family":"Nauta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A 26 ?W 8 bit 10 MS\/s Asynchronous SAR ADC for Low Energy Radios","author":"harpe","year":"2012","journal-title":"JSSC"},{"key":"ref3","article-title":"A Resolution-Reconfigurable 5-to-10b 0.4-to-1VPower Scalable SAR ADC","author":"yip","year":"2011","journal-title":"ISSCC"},{"key":"ref6","article-title":"A 10b\/12b 40 kS\/s SAR ADC With Data-Driven Noise Reduction Achieving 10.1b ENOB at 2.2 fJ\/Conv-Step","author":"harpe","year":"2013","journal-title":"JSSC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820147"},{"key":"ref8","article-title":"A 4MS\/s 10b SAR ADC with integrated Class-A buffers in 65nm CMOS with near rail-to-rail input using a single 1.2V supply","author":"bindra","year":"2019","journal-title":"CICC"},{"key":"ref7","article-title":"A 10-bit Charge-Redistribution ADC Consuming 1.9?W at 1 MS\/s","author":"van elzakker","year":"2010","journal-title":"JSSC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757397"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2847306"}],"event":{"name":"2019 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2019,6,9]]},"end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08778093.pdf?arnumber=8778093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T17:20:31Z","timestamp":1566494431000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8778093","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}