{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T16:08:59Z","timestamp":1762013339600,"version":"build-2065373602"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8778094","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T23:44:52Z","timestamp":1564443892000},"page":"C208-C209","source":"Crossref","is-referenced-by-count":2,"title":["The Demonstration of Gate Dielectric-fuse 4kb OTP Memory Feasible for Embedded Applications in High-k Metal-gate CMOS Generations and Beyond"],"prefix":"10.23919","author":[{"given":"E. R.","family":"Hsieh","sequence":"first","affiliation":[]},{"given":"C. W.","family":"Chang","sequence":"additional","affiliation":[]},{"given":"C. C.","family":"Chuang","sequence":"additional","affiliation":[]},{"given":"H. W.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Steve S.","family":"Chung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"10.5.1","author":"pan","year":"2015","journal-title":"IEDM"},{"key":"ref3","first-page":"34","author":"shen","year":"2014","journal-title":"Symp VLSI Tech"},{"key":"ref6","first-page":"52","author":"hsieh","year":"2015","journal-title":"IEDM"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"4910","DOI":"10.1109\/TED.2017.2763960","author":"hsieh","year":"2017","journal-title":"IEEE T-ED"},{"key":"ref8","first-page":"200","author":"chou","year":"2017","journal-title":"ISSCC"},{"journal-title":"Symp VLSI Circuits C12 4","year":"2016","author":"chen","key":"ref7"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/TED.2014.2371617","author":"hsiao","year":"2015","journal-title":"IEEE T-ED"},{"key":"ref1","first-page":"230","author":"hoefler","year":"2006","journal-title":"ESSDERC"}],"event":{"name":"2019 Symposium on VLSI Circuits","start":{"date-parts":[[2019,6,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08778094.pdf?arnumber=8778094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T17:20:09Z","timestamp":1566494409000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778094\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8778094","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}