{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:50:17Z","timestamp":1725490217859},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8778108","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T23:44:52Z","timestamp":1564443892000},"page":"C112-C113","source":"Crossref","is-referenced-by-count":0,"title":["A 4GHz 16nm SRAM Architecture with Low-Power Features for Heterogeneous Computing Platforms"],"prefix":"10.23919","author":[{"given":"Cagla","family":"Cakir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy W.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.K.","family":"Chong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sriram","family":"Thyagarajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"McCartney","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peixuan","family":"Tan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yulin","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mudit","family":"Bhargava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"ISSCC Dig of Tech Papers","year":"2015","author":"karl","key":"ref4"},{"journal-title":"Dig Symp VLSI Circuits","year":"2017","author":"chang","key":"ref3"},{"journal-title":"ISSCC Dig of Tech Papers","year":"2013","author":"chang","key":"ref2"},{"journal-title":"ISSCC Dig of Tech Papers","year":"2017","author":"mair","key":"ref1"}],"event":{"name":"2019 Symposium on VLSI Circuits","start":{"date-parts":[[2019,6,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08778108.pdf?arnumber=8778108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,14]],"date-time":"2020-01-14T23:09:05Z","timestamp":1579043345000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778108\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8778108","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}