{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,27]],"date-time":"2026-09-27T11:47:24Z","timestamp":1790509644028,"version":"4.1.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8778160","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T19:44:52Z","timestamp":1564429492000},"page":"C118-C119","source":"Crossref","is-referenced-by-count":91,"title":["Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array"],"prefix":"10.23919","author":[{"given":"Jinseok","family":"Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jongeun","family":"Koo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Taesu","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yulhwa","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyungjun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seunghyun","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-Joon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","author":"liu","year":"2018","journal-title":"DAC"},{"key":"ref3","author":"jiang","year":"2018","journal-title":"symp VLSI Circuits Digest of Technical Papers VLSI Technology"},{"key":"ref6","author":"kim","year":"2019","journal-title":"ASP-DAC"},{"key":"ref5","author":"jeloka","year":"2015","journal-title":"Symp VLSI Circuits"},{"key":"ref7","author":"kim","year":"2018","journal-title":"arxiv 1811 02187"},{"key":"ref2","author":"valavi","year":"2018","journal-title":"Symp VLSI Circuits"},{"key":"ref1","author":"courbariaux","year":"2016","journal-title":"arXiv 1602 02830 [cs]"}],"event":{"name":"2019 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2019,6,9]]},"end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08778160.pdf?arnumber=8778160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T13:20:33Z","timestamp":1566480033000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778160\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8778160","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}