{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:51:07Z","timestamp":1725796267674},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8778187","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T19:44:52Z","timestamp":1564429492000},"page":"C248-C249","source":"Crossref","is-referenced-by-count":10,"title":["A Ternary Based Bit Scalable, 8.80 TOPS\/W CNN accelerator with Many-core Processing-in-memory Architecture with 896K synapses\/mm<sup>2<\/sup>"],"prefix":"10.23919","author":[{"given":"Shunsuke","family":"Okumura","sequence":"first","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}]},{"given":"Makoto","family":"Yabuuchi","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}]},{"given":"Kenichiro","family":"Hijioka","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}]},{"given":"Koichi","family":"Nose","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}]}],"member":"263","reference":[{"journal-title":"VLSI circuits","year":"2018","author":"valavi","key":"ref4"},{"journal-title":"ISSCC","year":"2018","author":"biswas","key":"ref3"},{"journal-title":"VLSI circuits","year":"2016","author":"biswas","key":"ref6"},{"journal-title":"ISCA","year":"2016","author":"han","key":"ref5"},{"journal-title":"ISSCC","year":"2018","author":"ueyoshi","key":"ref2"},{"journal-title":"ACSSC","year":"2017","author":"moons","key":"ref1"}],"event":{"name":"2019 Symposium on VLSI Circuits","start":{"date-parts":[[2019,6,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08778187.pdf?arnumber=8778187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,5]],"date-time":"2022-12-05T11:49:58Z","timestamp":1670240998000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778187\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8778187","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}