{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:46:04Z","timestamp":1776955564914,"version":"3.51.4"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/vlsic.2019.8778193","type":"proceedings-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T19:44:52Z","timestamp":1564429492000},"page":"C306-C307","source":"Crossref","is-referenced-by-count":43,"title":["SNAP: A 1.67 \u2014 21.55TOPS\/W Sparse Neural Acceleration Processor for Unstructured Sparse Deep Neural Network Inference in 16nm CMOS"],"prefix":"10.23919","author":[{"given":"Jie-Fang","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-En","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chester","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yakun Sophia","family":"Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","author":"yuan","year":"2018","journal-title":"VLSI"},{"key":"ref3","author":"parashar","year":"2017","journal-title":"ISCA"},{"key":"ref6","author":"chen","year":"2016","journal-title":"ISSCC"},{"key":"ref5","author":"lee","year":"2018","journal-title":"SysML"},{"key":"ref8","author":"lee","year":"2018","journal-title":"ISSCC"},{"key":"ref7","author":"moons","year":"2017","journal-title":"ISSCC"},{"key":"ref2","author":"han","year":"2015","journal-title":"NIPS"},{"key":"ref1","author":"he","year":"2016","journal-title":"CVPR"}],"event":{"name":"2019 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2019,6,9]]},"end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8766307\/8777931\/08778193.pdf?arnumber=8778193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T13:19:57Z","timestamp":1566479997000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778193\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.23919\/vlsic.2019.8778193","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}