{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:24:23Z","timestamp":1772119463649,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","funder":[{"DOI":"10.13039\/501100003816","name":"Huawei Technologies","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003816","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492338","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T20:33:42Z","timestamp":1627504422000},"page":"1-2","source":"Crossref","is-referenced-by-count":44,"title":["DepFiN: A 12nm, 3.8TOPs depth-first CNN processor for high res. image processing"],"prefix":"10.23919","author":[{"given":"Koen","family":"Goetschalckx","sequence":"first","affiliation":[]},{"given":"Marian","family":"Verhelst","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46475-6_25"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2905361"},{"key":"ref6","article-title":"Learning deep convolutional networks for demosaicing","author":"syu","year":"2018"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00951"},{"key":"ref8","article-title":"A 3.4-to-13.3TOPS\/W 3.6TOPS Dual-Core Deep-Learning Accelerator for Versatile Al Applications in 7nm 5G Smartphone SoC","author":"lin","year":"2020","journal-title":"ISSCC"},{"key":"ref7","article-title":"DT-CNN: An Energy-Efficient Dilated and Transposed Convolutional Neural Network Processor for Region of Interest Based Image Segmentation","author":"im","year":"2020","journal-title":"IEEE-CAS167 10"},{"key":"ref2","article-title":"Fused-Layer CNN Accelerators","author":"alwani","year":"2016","journal-title":"Micro"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778104"}],"event":{"name":"2021 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2021,6,13]]},"end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492338.pdf?arnumber=9492338","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,6]],"date-time":"2021-12-06T21:17:48Z","timestamp":1638825468000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492338\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":8,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492338","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}