{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T18:43:07Z","timestamp":1768416187767,"version":"3.49.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492347","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T20:33:42Z","timestamp":1627504422000},"page":"1-2","source":"Crossref","is-referenced-by-count":45,"title":["CHIMERA: A 0.92 TOPS, 2.2 TOPS\/W Edge AI Accelerator with 2 MByte On-Chip Foundry Resistive RAM for Efficient Training and Inference"],"prefix":"10.23919","author":[{"given":"Massimo","family":"Giordano","sequence":"first","affiliation":[]},{"given":"Kartik","family":"Prabhu","sequence":"additional","affiliation":[]},{"given":"Kalhan","family":"Koul","sequence":"additional","affiliation":[]},{"given":"Robert M.","family":"Radway","sequence":"additional","affiliation":[]},{"given":"Albert","family":"Gural","sequence":"additional","affiliation":[]},{"given":"Rohan","family":"Doshi","sequence":"additional","affiliation":[]},{"given":"Zainab F.","family":"Khan","sequence":"additional","affiliation":[]},{"given":"John W.","family":"Kustin","sequence":"additional","affiliation":[]},{"given":"Timothy","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Gregorio B.","family":"Lopes","sequence":"additional","affiliation":[]},{"given":"Victor","family":"Turbiner","sequence":"additional","affiliation":[]},{"given":"Win-San","family":"Khwa","sequence":"additional","affiliation":[]},{"given":"Yu-Der","family":"Chih","sequence":"additional","affiliation":[]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Guenole","family":"Lallement","sequence":"additional","affiliation":[]},{"given":"Boris","family":"Murmann","sequence":"additional","affiliation":[]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[]},{"given":"Priyanka","family":"Raina","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"radway","year":"0","journal-title":"NatElectron’21"},{"key":"ref3","author":"zimmer","year":"0","journal-title":"VLSI’19"},{"key":"ref6","author":"gural","year":"0"},{"key":"ref5","author":"kukreja","year":"0","journal-title":"IEEE IPDPSW’19"},{"key":"ref7","author":"aly","year":"0","journal-title":"Proc IEEE’ 19"},{"key":"ref2","author":"chou","year":"0","journal-title":"ISSCC’18"},{"key":"ref1","author":"hung","year":"0","journal-title":"IEEE’20"}],"event":{"name":"2021 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2021,6,13]]},"end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492347.pdf?arnumber=9492347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,6]],"date-time":"2021-12-06T21:17:43Z","timestamp":1638825463000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492347","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}