{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:26:08Z","timestamp":1772645168818,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492354","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T16:33:42Z","timestamp":1627490022000},"page":"1-2","source":"Crossref","is-referenced-by-count":28,"title":["A 10.0 ENOB, 6.2 fJ\/conv.-step, 500 MS\/s Ringamp-Based Pipelined-SAR ADC with Background Calibration and Dynamic Reference Regulation in 16nm CMOS"],"prefix":"10.23919","author":[{"given":"J.","family":"Lagos","sequence":"first","affiliation":[]},{"given":"N.","family":"Markulic","sequence":"additional","affiliation":[]},{"given":"B.","family":"Hershberg","sequence":"additional","affiliation":[]},{"given":"D.","family":"Dermit","sequence":"additional","affiliation":[]},{"given":"M.","family":"Shrivas","sequence":"additional","affiliation":[]},{"given":"E.","family":"Martens","sequence":"additional","affiliation":[]},{"given":"J.","family":"Craninckx","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"lin","year":"0","journal-title":"VLSI&#x2019;16"},{"key":"ref3","author":"hung","year":"0","journal-title":"ISSCC&#x2019;20"},{"key":"ref6","author":"miyahara","year":"0","journal-title":"ASSCC&#x2019;08"},{"key":"ref5","author":"verbruggen","year":"0","journal-title":"ISSCC&#x2019;12"},{"key":"ref8","author":"hershberg","year":"0","journal-title":"ISSCC&#x2019;19"},{"key":"ref7","author":"li","year":"2003","journal-title":"TCAS-II"},{"key":"ref2","author":"elshater","year":"0","journal-title":"ISSCC&#x2019;19"},{"key":"ref9","author":"hershberg","year":"0","journal-title":"VLSI&#x2019;20"},{"key":"ref1","author":"lim","year":"0","journal-title":"VLSI&#x2019;17"}],"event":{"name":"2021 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2021,6,13]]},"end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492354.pdf?arnumber=9492354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,6]],"date-time":"2021-12-06T16:18:03Z","timestamp":1638807483000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":9,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492354","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}