{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:27:55Z","timestamp":1730345275431,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","funder":[{"DOI":"10.13039\/100006180","name":"Technology Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006180","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492373","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T20:33:42Z","timestamp":1627504422000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Bandgap-tunable III\u2010V\u2010OI Photonics Platform with Quantum Well Intermixing for Versatile Active-passive Integration of Chip-scale Photonic Integrated Circuits"],"prefix":"10.23919","author":[{"given":"N.","family":"Sekine","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Toprasertpong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Takagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Takenaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/8\/6\/022"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.201900606"},{"key":"ref6","first-page":"stu3o.5","author":"sekine","year":"2020","journal-title":"CLEO"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.55.04EH13"},{"key":"ref2","volume":"13","author":"kakitsuta","year":"2015","journal-title":"NTT Technical Review"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.008422"}],"event":{"name":"2021 Symposium on VLSI Circuits","start":{"date-parts":[[2021,6,13]]},"location":"Kyoto, Japan","end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492373.pdf?arnumber=9492373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,29]],"date-time":"2021-07-29T18:55:33Z","timestamp":1627584933000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":6,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492373","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}