{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:04:31Z","timestamp":1725501871914},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492376","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T20:33:42Z","timestamp":1627504422000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["All-Digital Closed-Loop Unified Retention\/Wake-Up Clamp in a 10nm 4-Core x86 IP"],"prefix":"10.23919","author":[{"given":"C.","family":"Augustine","sequence":"first","affiliation":[]},{"given":"A.","family":"Afzal","sequence":"additional","affiliation":[]},{"given":"U.","family":"Misgar","sequence":"additional","affiliation":[]},{"given":"A.","family":"Owahid","sequence":"additional","affiliation":[]},{"given":"A.","family":"Raman","sequence":"additional","affiliation":[]},{"given":"K.","family":"Subramanian","sequence":"additional","affiliation":[]},{"given":"F.","family":"Merchant","sequence":"additional","affiliation":[]},{"given":"J.","family":"Tschanz","sequence":"additional","affiliation":[]},{"given":"M.","family":"Khellah","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref3","first-page":"1","author":"nasir","year":"2015","journal-title":"ISSCC"},{"key":"ref2","first-page":"340","author":"salem","year":"2017","journal-title":"ISSCC"},{"key":"ref1","first-page":"144","author":"meinerzhagen","year":"2019","journal-title":"JSSC"}],"event":{"name":"2021 Symposium on VLSI Circuits","start":{"date-parts":[[2021,6,13]]},"location":"Kyoto, Japan","end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492376.pdf?arnumber=9492376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,6]],"date-time":"2021-12-06T21:17:53Z","timestamp":1638825473000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":3,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492376","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}