{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:37:44Z","timestamp":1764175064289},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492420","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T16:33:42Z","timestamp":1627490022000},"page":"1-2","source":"Crossref","is-referenced-by-count":19,"title":["A 28nm 276.55TFLOPS\/W Sparse Deep-Neural-Network Training Processor with Implicit Redundancy Speculation and Batch Normalization Reformulation"],"prefix":"10.23919","author":[{"given":"Yang","family":"Wang","sequence":"first","affiliation":[]},{"given":"Yubin","family":"Qin","sequence":"additional","affiliation":[]},{"given":"Dazheng","family":"Deng","sequence":"additional","affiliation":[]},{"given":"Jingchuan","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Tianbao","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Xinhan","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"ISSCC","year":"2020","author":"kang","key":"ref4"},{"journal-title":"ISSCC","year":"2019","author":"kim","key":"ref3"},{"journal-title":"ISCA","year":"2020","author":"zhang","key":"ref6"},{"journal-title":"ICML","year":"2019","author":"mostafa","key":"ref5"},{"journal-title":"ISSCC","year":"2020","author":"yuan","key":"ref8"},{"journal-title":"VLSI Symp","year":"2020","author":"kim","key":"ref7"},{"journal-title":"ISSCC","year":"2020","author":"lin","key":"ref2"},{"journal-title":"ISSCC","year":"2019","author":"lee","key":"ref1"}],"event":{"name":"2021 Symposium on VLSI Circuits","start":{"date-parts":[[2021,6,13]]},"location":"Kyoto, Japan","end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492420.pdf?arnumber=9492420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,6]],"date-time":"2021-12-06T16:18:01Z","timestamp":1638807481000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492420\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":8,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492420","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}