{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T04:01:18Z","timestamp":1754020878132,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492446","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T16:33:42Z","timestamp":1627490022000},"page":"1-2","source":"Crossref","is-referenced-by-count":4,"title":["A Dual-Input, Digital Hybrid Buck-LDO System Featuring Fast Load Transient Response, Zero-Wire Current Handover & Input PDN Resonance Reduction"],"prefix":"10.23919","author":[{"given":"Zakir K.","family":"Ahmed","sequence":"first","affiliation":[]},{"given":"Nachiket","family":"Desai","sequence":"additional","affiliation":[]},{"given":"Harish K.","family":"Krishnamurthy","sequence":"additional","affiliation":[]},{"given":"Sheldon","family":"Weng","sequence":"additional","affiliation":[]},{"given":"Xiaosen","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Krishnan","family":"Ravichandran","sequence":"additional","affiliation":[]},{"given":"James W.","family":"Tschanz","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"188","author":"cheng","year":"2017","journal-title":"ISSCC"},{"key":"ref3","first-page":"165","author":"liu","year":"2012","journal-title":"ESSCIRC"},{"key":"ref6","first-page":"35","volume":"53","author":"salem","year":"2018","journal-title":"JSSC"},{"key":"ref5","first-page":"462","volume":"3","author":"huang","year":"2020","journal-title":"JSSC"},{"key":"ref7","first-page":"977","volume":"55","author":"ahmed","year":"2020","journal-title":"JSSC"},{"key":"ref2","first-page":"2241","author":"masilamani","year":"2019","journal-title":"APEC"},{"key":"ref1","first-page":"432","author":"burton","year":"2014","journal-title":"APEC"}],"event":{"name":"2021 Symposium on VLSI Circuits","start":{"date-parts":[[2021,6,13]]},"location":"Kyoto, Japan","end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492446.pdf?arnumber=9492446","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,6]],"date-time":"2021-12-06T16:18:08Z","timestamp":1638807488000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492446\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492446","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}