{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T14:20:54Z","timestamp":1785421254605,"version":"3.56.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T00:00:00Z","timestamp":1623542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T00:00:00Z","timestamp":1623542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492450","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T20:33:42Z","timestamp":1627504422000},"page":"1-2","source":"Crossref","is-referenced-by-count":34,"title":["PNNPU: A 11.9 TOPS\/W High-speed 3D Point Cloud-based Neural Network Processor with Block-based Point Processing for Regular DRAM Access"],"prefix":"10.23919","author":[{"given":"Sangjin","family":"Kim","sequence":"first","affiliation":[{"name":"KAIST,School of EE,Daejeon,Republic of Korea,305-701"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juhyoung","family":"Lee","sequence":"additional","affiliation":[{"name":"KAIST,School of EE,Daejeon,Republic of Korea,305-701"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dongseok","family":"Im","sequence":"additional","affiliation":[{"name":"KAIST,School of EE,Daejeon,Republic of Korea,305-701"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hoi-Jun","family":"Yoo","sequence":"additional","affiliation":[{"name":"KAIST,School of EE,Daejeon,Republic of Korea,305-701"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","author":"Qi","year":"2017","journal-title":"NIPS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.132"},{"key":"ref3","journal-title":"GP100 White Paper"},{"key":"ref4","volume-title":"VLSI Symp","author":"Im"},{"key":"ref5","author":"Lee","year":"2019","journal-title":"ISSCC"},{"key":"ref6","author":"Song","year":"2015","journal-title":"CVPR"}],"event":{"name":"2021 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2021,6,13]]},"end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492450.pdf?arnumber=9492450","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:49:34Z","timestamp":1706057374000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492450\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":6,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492450","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}