{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T21:54:31Z","timestamp":1775598871027,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T00:00:00Z","timestamp":1623542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T00:00:00Z","timestamp":1623542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492453","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T20:33:42Z","timestamp":1627504422000},"page":"1-2","source":"Crossref","is-referenced-by-count":16,"title":["A 20x28 Spins Hybrid In-Memory Annealing Computer Featuring Voltage-Mode Analog Spin Operator for Solving Combinatorial Optimization Problems"],"prefix":"10.23919","author":[{"given":"Junjie","family":"Mu","sequence":"first","affiliation":[{"name":"Nanyang Technological University,Singapore,639798"}]},{"given":"Yuqi","family":"Su","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,Singapore,639798"}]},{"given":"Bongjin","family":"Kim","sequence":"additional","affiliation":[{"name":"University of California,Santa Barbara,CA,93106"}]}],"member":"263","reference":[{"key":"ref4","first-page":"480","author":"su","year":"2020","journal-title":"ISSCC"},{"key":"ref3","first-page":"138","author":"yamamoto","year":"2020","journal-title":"ISSCC"},{"key":"ref5","first-page":"1","author":"ahmed","year":"2020","journal-title":"VLSI"},{"key":"ref2","first-page":"52","author":"takemoto","year":"2019","journal-title":"ISSCC"},{"key":"ref1","first-page":"432","author":"yamaoka","year":"2015","journal-title":"ISSCC"}],"event":{"name":"2021 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2021,6,13]]},"end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492453.pdf?arnumber=9492453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T00:08:29Z","timestamp":1659485309000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":5,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492453","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}