{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:28:06Z","timestamp":1730345286107,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492464","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T20:33:42Z","timestamp":1627504422000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["A 5nm Fin-FET 2G-search\/s 512-entry x 220-bit TCAM with Single Cycle Entry Update Capability for Data Center ASICs"],"prefix":"10.23919","author":[{"given":"Chetan","family":"Deshpande","sequence":"first","affiliation":[]},{"given":"Ritesh","family":"Garg","sequence":"additional","affiliation":[]},{"given":"Gajanan","family":"Jedhe","sequence":"additional","affiliation":[]},{"given":"Gaurang","family":"Narvekar","sequence":"additional","affiliation":[]},{"given":"Sushil","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"19c","author":"yabuuchi","year":"2018","journal-title":"VLSI Cir Dig"},{"key":"ref3","first-page":"155","volume":"53","author":"arsovski","year":"2017","journal-title":"JSSC"},{"key":"ref5","first-page":"cm1.5_192","author":"yabuuchi","year":"2020","journal-title":"VLSI Cir Dig"},{"key":"ref2","first-page":"274c","author":"tsukamoto","year":"2015","journal-title":"VLSI Cir Dig"},{"key":"ref1","first-page":"918","author":"qiu","year":"2018","journal-title":"IEEE ICDCS"}],"event":{"name":"2021 Symposium on VLSI Circuits","start":{"date-parts":[[2021,6,13]]},"location":"Kyoto, Japan","end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492464.pdf?arnumber=9492464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,6]],"date-time":"2021-12-06T21:17:58Z","timestamp":1638825478000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":5,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492464","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}