{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T16:49:10Z","timestamp":1783183750377,"version":"3.54.6"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492474","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T20:33:42Z","timestamp":1627504422000},"page":"1-2","source":"Crossref","is-referenced-by-count":14,"title":["A 0.186-pJ per Bit Latch-Based True Random Number Generator with Mismatch Compensation and Random Noise Enhancement"],"prefix":"10.23919","author":[{"given":"Ruilin","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xingyu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luying","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xinpeng","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kunyang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","author":"wang","year":"2020","journal-title":"mcsc"},{"key":"ref3","author":"pamula","year":"2018","journal-title":"SSCL"},{"key":"ref6","author":"satpathy","year":"2019","journal-title":"JSSC"},{"key":"ref5","author":"mathew","year":"2016","journal-title":"JSSC"},{"key":"ref8","author":"zhang","year":"2018","journal-title":"VLSI-DAT"},{"key":"ref7","author":"torii","year":"2016","journal-title":"EURASIP"},{"key":"ref2","author":"kim","year":"2017","journal-title":"JSSC"},{"key":"ref9","author":"zhang","year":"2021","journal-title":"IEICE Trans Electronics"},{"key":"ref1","author":"yang","year":"2016","journal-title":"JSSC"}],"event":{"name":"2021 Symposium on VLSI Circuits","location":"Kyoto, Japan","start":{"date-parts":[[2021,6,13]]},"end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492474.pdf?arnumber=9492474","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,6]],"date-time":"2021-12-06T21:17:48Z","timestamp":1638825468000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492474\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":9,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492474","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}