{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T23:47:14Z","timestamp":1762040834845,"version":"build-2065373602"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492506","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T20:33:42Z","timestamp":1627504422000},"page":"1-2","source":"Crossref","is-referenced-by-count":8,"title":["A 11.1-to-14.2 GHz Self-adapted Two-point Modulation Dual-path Type-II Digital PLL Concurrently Achieving 124.7-MHz\/\u03bcs Chirp Rate and 2.27-GHz Bandwidth"],"prefix":"10.23919","author":[{"given":"Wei","family":"Deng","sequence":"first","affiliation":[]},{"given":"Zipeng","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Haikun","family":"Jia","sequence":"additional","affiliation":[]},{"given":"Shiyan","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Guopei","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Baoyong","family":"Chi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"408","author":"shi","year":"2019","journal-title":"ISSCC"},{"key":"ref3","first-page":"248","author":"cherniak","year":"2018","journal-title":"ISSCC"},{"key":"ref6","first-page":"1081","author":"wu","year":"2014","journal-title":"JSSC"},{"key":"ref5","first-page":"238","author":"yeo","year":"2016","journal-title":"ISSCC"},{"key":"ref7","first-page":"570","author":"ugarte","year":"2010","journal-title":"MWSCAS"},{"key":"ref2","first-page":"278","author":"renukaswamy","year":"2020","journal-title":"ISSCC"},{"key":"ref1","first-page":"2476","author":"lee","year":"2010","journal-title":"JSSC"}],"event":{"name":"2021 Symposium on VLSI Circuits","start":{"date-parts":[[2021,6,13]]},"location":"Kyoto, Japan","end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492506.pdf?arnumber=9492506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,6]],"date-time":"2021-12-06T21:18:01Z","timestamp":1638825481000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492506","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}