{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T06:41:28Z","timestamp":1764225688919},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T00:00:00Z","timestamp":1623542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T00:00:00Z","timestamp":1623542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,13]]},"DOI":"10.23919\/vlsicircuits52068.2021.9492517","type":"proceedings-article","created":{"date-parts":[[2021,7,28]],"date-time":"2021-07-28T20:33:42Z","timestamp":1627504422000},"page":"1-2","source":"Crossref","is-referenced-by-count":5,"title":["PETRA: A 22nm 6.97TFLOPS\/W AIB-Enabled Configurable Matrix and Convolution Accelerator Integrated with an Intel Stratix 10 FPGA"],"prefix":"10.23919","author":[{"given":"Sung-Gun","family":"Cho","sequence":"first","affiliation":[{"name":"University of Michigan,Ann Arbor,MI,USA"}]},{"given":"Wei","family":"Tang","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor,MI,USA"}]},{"given":"Chester","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor,MI,USA"}]},{"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor,MI,USA"}]}],"member":"263","reference":[{"journal-title":"JSSC","year":"2018","author":"yin","key":"ref4"},{"journal-title":"ISCA","year":"2017","author":"jouppi","key":"ref3"},{"journal-title":"ISSCC","year":"2020","author":"lin","key":"ref6"},{"journal-title":"JSSC","year":"2019","author":"lee","key":"ref5"},{"journal-title":"VLSI","year":"2020","author":"oh","key":"ref7"},{"journal-title":"ECTC","year":"2016","author":"mahajan","key":"ref2"},{"journal-title":"ISSCC","year":"2017","author":"greenhill","key":"ref1"}],"event":{"name":"2021 Symposium on VLSI Circuits","start":{"date-parts":[[2021,6,13]]},"location":"Kyoto, Japan","end":{"date-parts":[[2021,6,19]]}},"container-title":["2021 Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9492225\/9492226\/09492517.pdf?arnumber=9492517","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T00:08:24Z","timestamp":1659485304000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9492517\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,13]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/vlsicircuits52068.2021.9492517","relation":{},"subject":[],"published":{"date-parts":[[2021,6,13]]}}}