{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:51:35Z","timestamp":1780444295762,"version":"3.54.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004721","name":"University of Tokyo","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004721","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185259","type":"proceedings-article","created":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T17:36:33Z","timestamp":1690220193000},"page":"1-2","source":"Crossref","is-referenced-by-count":7,"title":["A Reference-Sampling PLL with Low-Ripple Double-Sampling PD Achieving \u221280-dBc Reference Spur and \u2212259-dB FoM with 12-pF Input Load"],"prefix":"10.23919","author":[{"given":"Zunsong","family":"Yang","sequence":"first","affiliation":[{"name":"The University of Tokyo,Systems Design Lab.,,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masaru","family":"Osada","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Systems Design Lab.,,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuowei","family":"Li","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Systems Design Lab.,,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuyang","family":"Zhu","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Systems Design Lab.,,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tetsuya","family":"Iizuka","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Systems Design Lab.,,Tokyo,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/mmm.2010.936085"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(86)90312-1"},{"key":"ref3","volume-title":"SSCL","author":"Yang","year":"2020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-29805-2_4387"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2009.5325922"}],"event":{"name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Kyoto, Japan","start":{"date-parts":[[2023,6,11]]},"end":{"date-parts":[[2023,6,16]]}},"container-title":["2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10185199\/10185158\/10185259.pdf?arnumber=10185259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T14:41:28Z","timestamp":1709304088000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10185259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":5,"URL":"https:\/\/doi.org\/10.23919\/vlsitechnologyandcir57934.2023.10185259","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}