{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T10:06:08Z","timestamp":1764842768873},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185293","type":"proceedings-article","created":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T17:36:33Z","timestamp":1690220193000},"page":"1-2","source":"Crossref","is-referenced-by-count":5,"title":["Pianissimo: A Sub-mW Class DNN Accelerator with Progressive Bit-by-Bit Datapath Architecture for Adaptive Inference at Edge"],"prefix":"10.23919","author":[{"given":"Junnosuke","family":"Suzuki","sequence":"first","affiliation":[{"name":"Equally Credited Authors, Tokyo Institute of Technology,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaehoon","family":"Yu","sequence":"additional","affiliation":[{"name":"Equally Credited Authors, Tokyo Institute of Technology,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mari","family":"Yasunaga","sequence":"additional","affiliation":[{"name":"Equally Credited Authors, Tokyo Institute of Technology,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"\u00c1ngel L\u00f3pez","family":"Garc\u00eda-Arias","sequence":"additional","affiliation":[{"name":"Equally Credited Authors, Tokyo Institute of Technology,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuyuki","family":"Okoshi","sequence":"additional","affiliation":[{"name":"Equally Credited Authors, Tokyo Institute of Technology,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shungo","family":"Kumazawa","sequence":"additional","affiliation":[{"name":"Equally Credited Authors, Tokyo Institute of Technology,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kota","family":"Ando","sequence":"additional","affiliation":[{"name":"Hokkaido University,Sapporo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazushi","family":"Kawamura","sequence":"additional","affiliation":[{"name":"Equally Credited Authors, Tokyo Institute of Technology,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thiem Van","family":"Chu","sequence":"additional","affiliation":[{"name":"Equally Credited Authors, Tokyo Institute of Technology,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masato","family":"Motomura","sequence":"additional","affiliation":[{"name":"Equally Credited Authors, Tokyo Institute of Technology,Yokohama,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"VLSI'21","year":"0","author":"jokic","key":"ref8"},{"journal-title":"ISSCC'21","year":"0","author":"lu","key":"ref7"},{"journal-title":"VLSI'22","year":"0","author":"jain","key":"ref9"},{"journal-title":"ICLR'19","year":"0","author":"cai","key":"ref4"},{"journal-title":"NeurIPS'21","year":"0","author":"banbury","key":"ref3"},{"journal-title":"ISSCC'20","year":"0","author":"shan","key":"ref6"},{"journal-title":"MLSys'21","year":"0","author":"banbury","key":"ref5"},{"journal-title":"ISSCC'18","year":"0","author":"kumagai","key":"ref2"},{"journal-title":"IJNC'21","year":"0","author":"suzuki","key":"ref1"}],"event":{"name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","start":{"date-parts":[[2023,6,11]]},"location":"Kyoto, Japan","end":{"date-parts":[[2023,6,16]]}},"container-title":["2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10185199\/10185158\/10185293.pdf?arnumber=10185293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,14]],"date-time":"2023-08-14T17:34:12Z","timestamp":1692034452000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10185293\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.23919\/vlsitechnologyandcir57934.2023.10185293","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}