{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:22:48Z","timestamp":1771705368680,"version":"3.50.1"},"reference-count":3,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185319","type":"proceedings-article","created":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T17:36:33Z","timestamp":1690220193000},"page":"1-2","source":"Crossref","is-referenced-by-count":16,"title":["Novel Cell Architectures with Back-side Transistor Contacts for Scaling and Performance"],"prefix":"10.23919","author":[{"given":"M.","family":"Kobrinsky","sequence":"first","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"J. D","family":"Silva","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"E.","family":"Mannebach","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"S.","family":"Mills","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"M. Abd El","family":"Qader","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"O.","family":"Adebayo","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"N. Arkali","family":"Radhakrishna","sequence":"additional","affiliation":[{"name":"Design Enablement, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"M.","family":"Beasley","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"J.","family":"Chawla","sequence":"additional","affiliation":[{"name":"Corporate Quality Network, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"S.","family":"Chugh","sequence":"additional","affiliation":[{"name":"Corporate Quality Network, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"A.","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"U.","family":"Desai","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"E. De","family":"Re","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"G.","family":"Dewey","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"T.","family":"Edwards","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"C.","family":"Engel","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"V.","family":"Gudmundsson","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"J.","family":"Hicks","sequence":"additional","affiliation":[{"name":"Corporate Quality Network, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"B.","family":"Krist","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"R.","family":"Mehandru","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"I.","family":"Meric","sequence":"additional","affiliation":[{"name":"Corporate Quality Network, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"P.","family":"Morrow","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"D.","family":"Nandi","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"P.","family":"Patel","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"R.","family":"Ramamurthy","sequence":"additional","affiliation":[{"name":"Corporate Quality Network, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"D.","family":"Samanta","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"L.","family":"Shoer","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"A. St","family":"Amour","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"L. H.","family":"Tan","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"S.","family":"Yemenicioglu","sequence":"additional","affiliation":[]},{"given":"X.","family":"Wang","sequence":"additional","affiliation":[{"name":"Design Enablement, Intel Corporation,Hillsboro,97124,USA"}]},{"given":"T.","family":"Ghani","sequence":"additional","affiliation":[{"name":"Logic Technology Development, Intel Corporation,Hillsboro,97124,USA"}]}],"member":"263","reference":[{"key":"ref3","author":"radosavljevic","year":"2022","journal-title":"IEDM"},{"key":"ref2","author":"kobrinsky","year":"2021","journal-title":"IITC"},{"key":"ref1","author":"hafez","year":"2023","journal-title":"VLSI"}],"event":{"name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Kyoto, Japan","start":{"date-parts":[[2023,6,11]]},"end":{"date-parts":[[2023,6,16]]}},"container-title":["2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10185199\/10185158\/10185319.pdf?arnumber=10185319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T19:02:25Z","timestamp":1702321345000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10185319\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":3,"URL":"https:\/\/doi.org\/10.23919\/vlsitechnologyandcir57934.2023.10185319","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}