{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T05:32:25Z","timestamp":1768714345712,"version":"3.49.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185349","type":"proceedings-article","created":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T17:36:33Z","timestamp":1690220193000},"page":"1-2","source":"Crossref","is-referenced-by-count":4,"title":["Demonstration of Recovery Annealing on 7-Bits per Cell 3D Flash Memory at Cryogenic Operation for Bit Cost Scalability and Sustainability"],"prefix":"10.23919","author":[{"given":"Yuta","family":"Aiba","sequence":"first","affiliation":[{"name":"Institute of Memory Technology Research & Development,Japan"}]},{"given":"Yusuke","family":"Higashi","sequence":"additional","affiliation":[{"name":"Institute of Memory Technology Research & Development,Japan"}]},{"given":"Hitomi","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Institute of Memory Technology Research & Development,Japan"}]},{"given":"Hiroki","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Institute of Memory Technology Research & Development,Japan"}]},{"given":"Fumie","family":"Kikushima","sequence":"additional","affiliation":[{"name":"Memory Div., Kioxia Corporation,Japan"}]},{"given":"Toshio","family":"Fujisawa","sequence":"additional","affiliation":[{"name":"Institute of Memory Technology Research & Development,Japan"}]},{"given":"Hideko","family":"Mukaida","sequence":"additional","affiliation":[{"name":"Memory Div., Kioxia Corporation,Japan"}]},{"given":"Masayuki","family":"Miura","sequence":"additional","affiliation":[{"name":"Memory Div., Kioxia Corporation,Japan"}]},{"given":"Tomoya","family":"Sanuki","sequence":"additional","affiliation":[{"name":"Institute of Memory Technology Research & Development,Japan"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","author":"aiba","year":"2021","journal-title":"EDTM"},{"key":"ref3","first-page":"12","author":"ishimaru","year":"2019","journal-title":"IEDM"},{"key":"ref5","first-page":"1","author":"tanaka","year":"2022","journal-title":"IMW"},{"key":"ref2","first-page":"1","author":"aochi","year":"2009","journal-title":"IMW"},{"key":"ref1","first-page":"552","author":"masuoka","year":"1987","journal-title":"IEDM"}],"event":{"name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Kyoto, Japan","start":{"date-parts":[[2023,6,11]]},"end":{"date-parts":[[2023,6,16]]}},"container-title":["2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10185199\/10185158\/10185349.pdf?arnumber=10185349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T21:18:27Z","timestamp":1690233507000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10185349\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":5,"URL":"https:\/\/doi.org\/10.23919\/vlsitechnologyandcir57934.2023.10185349","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}