{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:48:52Z","timestamp":1775681332860,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185411","type":"proceedings-article","created":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T13:36:33Z","timestamp":1690205793000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["Phase Change Memory-based Hardware Accelerators for Deep Neural Networks (invited)"],"prefix":"10.23919","author":[{"given":"Geoffrey W.","family":"Burr","sequence":"first","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA,95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Narayanan","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA,95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Ambrogio","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA,95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Okazaki","sequence":"additional","affiliation":[{"name":"IBM Research–Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Tsai","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA,95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Hosokawa","sequence":"additional","affiliation":[{"name":"IBM Research–Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Mackin","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA,95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Nomura","sequence":"additional","affiliation":[{"name":"IBM Research–Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Yasuda","sequence":"additional","affiliation":[{"name":"IBM Research–Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Demarest","sequence":"additional","affiliation":[{"name":"IBM Albany NanoTech,Albany,NY,USA,12203"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K. W.","family":"Brew","sequence":"additional","affiliation":[{"name":"IBM Albany NanoTech,Albany,NY,USA,12203"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Chan","sequence":"additional","affiliation":[{"name":"IBM Albany NanoTech,Albany,NY,USA,12203"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Choi","sequence":"additional","affiliation":[{"name":"IBM Albany NanoTech,Albany,NY,USA,12203"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Gordon","sequence":"additional","affiliation":[{"name":"IBM Albany NanoTech,Albany,NY,USA,12203"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. M.","family":"Levin","sequence":"additional","affiliation":[{"name":"IBM Albany NanoTech,Albany,NY,USA,12203"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Friz","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA,95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Ishii","sequence":"additional","affiliation":[{"name":"IBM Research–Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Kohda","sequence":"additional","affiliation":[{"name":"IBM Research–Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Chen","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA,95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Fasoli","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA,95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Luquin","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA,95120"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Saulnier","sequence":"additional","affiliation":[{"name":"IBM Albany NanoTech,Albany,NY,USA,12203"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Teehan","sequence":"additional","affiliation":[{"name":"IBM Albany NanoTech,Albany,NY,USA,12203"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Ahsan","sequence":"additional","affiliation":[{"name":"IBM Albany NanoTech,Albany,NY,USA,12203"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Narayanan","sequence":"additional","affiliation":[{"name":"IBM Research–T. J. Watson Research Center,Yorktown Heights,NY,USA,10598"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"key":"ref12","article-title":"A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inference","author":"le gallo","year":"2022","journal-title":"arXiv 2212 02872"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042413"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.4718574"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3115993"},{"key":"ref10","first-page":"6.1.1","article-title":"Reducing the Impact of PhaseChange Memory Conductance Drift on the Inference of large-scale Hardware Neural Networks","author":"ambrogio","year":"2019","journal-title":"IEDM"},{"key":"ref2","first-page":"1737","article-title":"Deep learning with limited numerical precision","author":"gupta","year":"2015","journal-title":"ICML"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-022-31405-1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201900026"},{"key":"ref18","article-title":"Optimization of Projected Phase Change Memory for Analog In-Memory Computing Inference","author":"li","year":"2022","journal-title":"MRS Fall Meeting"},{"key":"ref8","article-title":"Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators","author":"rasch","year":"2023","journal-title":"arXiv preprint arXiv 2302 04075"},{"key":"ref7","year":"0"},{"key":"ref9","first-page":"82t","article-title":"Inference of Long-Short Term Memory networks at software-equivalent accuracy using 2.5 M analog Phase Change Memory devices","author":"tsai","year":"2019","journal-title":"Symp VLSI Technology"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2021.9641759"},{"key":"ref3","first-page":"144","article-title":"9.1 A 7nm 4-core AI chip with 25.6 TFLOPS hybrid FP8 training, 102.4 TOPS INT4 inference and workload-aware throttling","volume":"64","author":"agrawal","year":"2021","journal-title":"2021 ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458494"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3221390"}],"event":{"name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Kyoto, Japan","start":{"date-parts":[[2023,6,11]]},"end":{"date-parts":[[2023,6,16]]}},"container-title":["2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10185199\/10185158\/10185411.pdf?arnumber=10185411","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:00:03Z","timestamp":1775678403000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10185411\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/vlsitechnologyandcir57934.2023.10185411","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}