{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T16:03:41Z","timestamp":1774541021310,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T00:00:00Z","timestamp":1686441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,11]]},"DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185432","type":"proceedings-article","created":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T17:36:33Z","timestamp":1690220193000},"page":"1-2","source":"Crossref","is-referenced-by-count":4,"title":["A 40 nm 2 kb MTJ-Based Non-Volatile SRAM Macro with Novel Data-Aware Store Architecture for Normally Off Computing"],"prefix":"10.23919","author":[{"given":"Kenta","family":"Suzuki","sequence":"first","affiliation":[{"name":"Sony Semiconductor Solutions Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keizo","family":"Hiraga","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuhiro","family":"Bessho","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kimiyoshi","family":"Usami","sequence":"additional","affiliation":[{"name":"Shibaura Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taku","family":"Umebayashi","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref7","first-page":"273","author":"kamei","year":"2021","journal-title":"MCSoC"},{"key":"ref4","first-page":"91","author":"usami","year":"2018","journal-title":"NVMSA"},{"key":"ref3","first-page":"531","author":"yamamoto","year":"2009","journal-title":"CICC"},{"key":"ref6","first-page":"11.6.1","author":"lee","year":"2020","journal-title":"IEDM"},{"key":"ref5","author":"kudo","year":"2017","journal-title":"NVMSA"},{"key":"ref2","first-page":"2t","author":"oka","year":"2021","journal-title":"VLSI"},{"key":"ref1","first-page":"259","author":"yoda","year":"2012","journal-title":"IEDM"}],"event":{"name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Kyoto, Japan","start":{"date-parts":[[2023,6,11]]},"end":{"date-parts":[[2023,6,16]]}},"container-title":["2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10185199\/10185158\/10185432.pdf?arnumber=10185432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T21:05:53Z","timestamp":1690232753000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10185432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/vlsitechnologyandcir57934.2023.10185432","relation":{},"subject":[],"published":{"date-parts":[[2023,6,11]]}}}