{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T09:09:54Z","timestamp":1775120994220,"version":"3.50.1"},"reference-count":15,"publisher":"Walter de Gruyter GmbH","issue":"2","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1,1]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>A new VLSI algorithm and its associated systolic array architecture for a prime length type IV discrete cosine transform is presented. They represent the basis of an efficient design approach for deriving a linear systolic array architecture for type IV DCT. The proposed algorithm uses a regular computational structure called pseudoband correlation structure that is appropriate for a VLSI implementation. The proposed algorithm is then mapped onto a linear systolic array with a small number of I\/O channels and low I\/O bandwidth. The proposed architecture can be unified with that obtained for type IV DST due to a similar kernel. A highly efficient VLSI chip can be thus obtained with good performance in the architectural topology, computing parallelism, processing speed, hardware complexity and I\/O costs similar to those obtained for circular correlation and cyclic convolution computational structures.<\/jats:p>","DOI":"10.2478\/s13537-011-0015-z","type":"journal-article","created":{"date-parts":[[2011,6,27]],"date-time":"2011-06-27T23:43:15Z","timestamp":1309218195000},"source":"Crossref","is-referenced-by-count":5,"title":["A new VLSI algorithm and architecture for the hardware implementation of type IV discrete cosine transform using a pseudo-band correlation structure"],"prefix":"10.2478","volume":"1","author":[{"given":"Doru","family":"Chiper","sequence":"first","affiliation":[]}],"member":"374","reference":[{"key":"15_CR1","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/TPAMI.1979.4766944","volume":"I","author":"A.K. Jain","year":"1979","unstructured":"Jain A.K., A sinosoidal family of unitary transforms, IEEE T PATTERN ANAL, 1979, I, 356\u2013365","journal-title":"IEEE T PATTERN ANAL"},{"key":"15_CR2","doi-asserted-by":"crossref","first-page":"796","DOI":"10.1049\/el:20010539","volume":"37","author":"C. Jing","year":"2001","unstructured":"Jing C., Tai H-M., Fast algorithm for computing modulated lapped transform, ELECTRONIC LETTERS, 2001, 37, 796\u2013797","journal-title":"ELECTRONIC LETTERS"},{"key":"15_CR3","doi-asserted-by":"crossref","first-page":"969","DOI":"10.1109\/29.56057","volume":"38","author":"H.S. Malvar","year":"1990","unstructured":"Malvar H.S., Lapped transforms for efficient transforms\/subband coding, IEEE T ACOUST SPEECH, 1990, 38, 969\u2013978","journal-title":"IEEE T ACOUST SPEECH"},{"key":"15_CR4","volume-title":"Signal Processing with Lapped Transforms","author":"H.S. Malvar","year":"1991","unstructured":"Malvar H.S., Signal Processing with Lapped Transforms, Artech House, Norwood, MA, 1991"},{"key":"15_CR5","doi-asserted-by":"crossref","first-page":"1803","DOI":"10.1016\/S0165-1684(03)00109-9","volume":"83","author":"V. Britanak","year":"2003","unstructured":"Britanak V., The fast DCT-IV\/DST-IV computation via the MDCT, SIGNAL PROCESS, 2003, 83, 1803\u20131813","journal-title":"SIGNAL PROCESS"},{"key":"15_CR6","doi-asserted-by":"crossref","first-page":"910","DOI":"10.1109\/LSP.2008.2005441","volume":"15","author":"H.-W. Hsu","year":"2008","unstructured":"Hsu H-W., Liu C-M., Fast radix-q and mixed-radix algorithms for type-IV DCT, IEEE SIGNAL PROC LET, 2008, 15, 910\u2013913","journal-title":"IEEE SIGNAL PROC LET"},{"key":"15_CR7","doi-asserted-by":"crossref","first-page":"1107","DOI":"10.1109\/PROC.1968.6477","volume":"56","author":"C.M. Rader","year":"1968","unstructured":"Rader C.M., Discrete Fourier Transform when the number of the data samples is prime, PROC IEEE, 1968, 56, 1107\u20131108","journal-title":"PROC IEEE"},{"key":"15_CR8","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1109\/TSP.1993.193173","volume":"41","author":"J. Guo","year":"1993","unstructured":"Guo J., Liu C.M., Jen C.W., A New Array Architecture for Prime-Length Discrete Cosine Transform, IEEE T SIGNAL PROCES, 1993, 41, 436\u2013442","journal-title":"IEEE T SIGNAL PROCES"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Chiper D.F., Novel Systolic Array Design for Discrete Cosine Transform with High Throughput Rate, Proc. IEEE Symp. on Circuits and Systems (12\u201315 May, Atlanta, Georgia), IEEE Press, 1996, 746\u2013749","DOI":"10.1109\/ISCAS.1996.541833"},{"key":"15_CR10","doi-asserted-by":"crossref","first-page":"705","DOI":"10.1109\/81.250161","volume":"39","author":"Y.H. Chan","year":"1992","unstructured":"Chan Y.H., Siu W.C., On the Realization of Discrete Cosine Transform using the Distributed Arithmetic, IEEE T CIRCUITS-I, 1992, 39, 705\u2013712","journal-title":"IEEE T CIRCUITS-I"},{"key":"15_CR11","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","volume":"15","author":"H.T. Kung","year":"1982","unstructured":"Kung H.T., Why Systolic Architectures, COMPUTER, 1982, 15, 37\u201346","journal-title":"COMPUTER"},{"key":"15_CR12","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/53.29648","volume":"6","author":"S.A. White","year":"1989","unstructured":"White S.A., Applications of the Distributed Arithmetic to Digital Signal Processing: A tutorial, IEEE ASSP MAG, 1989, 6, 4\u201319","journal-title":"IEEE ASSP MAG"},{"key":"15_CR13","volume-title":"VLSI Array Processors","author":"S.Y. Kung","year":"1988","unstructured":"Kung S.Y., VLSI Array Processors, Prentice Hall, Englewood Cliffs, New Jersay, 1988"},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Jen C.W., Hsu H.Y., The design of a systolic array with tags input, Proc. IEEE Int. Conf. on Circuits and Systems (7\u20139 June 1988, Espoo, Finland), IEEE Press, 1988, 2263\u20132266","DOI":"10.1109\/ISCAS.1988.15395"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Chiper D.F., A High Throughput Systolic Array Architecture for the VLSI Implementation of Type IV Discrete Cosine Transform, ISSCS\u016009 (9\u201310 July, Iasi), 2009, 1\u20134","DOI":"10.1109\/ISSCS.2009.5206090"}],"container-title":["Open Computer Science"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.2478\/s13537-011-0015-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.2478\/s13537-011-0015-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.2478\/s13537-011-0015-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T19:20:57Z","timestamp":1741288857000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.degruyter.com\/document\/doi\/10.2478\/s13537-011-0015-z\/html"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1,1]]},"references-count":15,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.2478\/s13537-011-0015-z","relation":{},"ISSN":["2299-1093"],"issn-type":[{"value":"2299-1093","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1,1]]}}}