{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T09:38:38Z","timestamp":1773653918373,"version":"3.50.1"},"reference-count":67,"publisher":"Allerton Press","issue":"3","license":[{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Aut. Conrol Comp. Sci."],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.3103\/s0146411608030073","type":"journal-article","created":{"date-parts":[[2008,7,26]],"date-time":"2008-07-26T09:52:34Z","timestamp":1217065954000},"page":"153-162","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Power optimization of embedded real-time systems and their adaptability"],"prefix":"10.3103","volume":"42","author":[{"given":"A.","family":"Baums","sequence":"first","affiliation":[]},{"given":"N.","family":"Zaznova","sequence":"additional","affiliation":[]}],"member":"1627","published-online":{"date-parts":[[2008,7,27]]},"reference":[{"key":"3007_CR1","doi-asserted-by":"crossref","unstructured":"Kim, N.S. et al., Leakage Current: Moore\u2019s Law Meets Static Power, Computer, December, 2003, pp. 68\u201375.","DOI":"10.1109\/MC.2003.1250885"},{"key":"3007_CR2","doi-asserted-by":"crossref","unstructured":"Jayakumar, J., Dhar, S., and Khaitri, S.P., A Self-Adjusting Scheme to Determine the Optimum RBB by Monitoring Leakage Currents, Proc. 42nd Annual Conference on Design Automation, 2005, pp. 43\u201346.","DOI":"10.1109\/DAC.2005.193770"},{"key":"3007_CR3","doi-asserted-by":"crossref","unstructured":"Lu, C., Stankovic, J.S., and Son, S.H., Feedback Control Real-Time Scheduling Framework, Modeling and Algorithms, Intern. J. Real-Time Systems, vol. 23, pp. 85\u2013126.","DOI":"10.1023\/A:1015398403337"},{"key":"3007_CR4","unstructured":"Jensen, E.D., Adaptive Real-Time Distributed Computer Systems, http:\/\/www.realtimeOS.com\/index.html"},{"key":"3007_CR5","doi-asserted-by":"crossref","unstructured":"Wu., H., Ravindran, B., and Jensen, E.D., Energy-Efficient, Utility Accrual Scheduling Under Resource Constraints for Mobile Embedded Systems, ACM Trans. Embedded Computing Systems, 2006, pp. 513\u2013540.","DOI":"10.1145\/1165780.1165781"},{"key":"3007_CR6","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1145\/321738.321743","volume":"20","author":"C.L. Liu","year":"1973","unstructured":"Liu, C.L. and Leland, J.W., Scheduling Algorithms for Multiprogramming in a Real-Time Environment, J. ACM, January, 1973, vol. 20, pp. 45\u201361.","journal-title":"J. ACM"},{"key":"3007_CR7","doi-asserted-by":"crossref","unstructured":"Paleologo, G. A., Benini, A., Bogliolo, and De Micheli, G., Policy Optimization for Dynamic Power Management, Proc. 35th Annual Conference on Design Automation (DAC), May, 1998, pp. 182\u2013187.","DOI":"10.1145\/277044.277094"},{"key":"3007_CR8","doi-asserted-by":"publisher","first-page":"813","DOI":"10.1109\/43.766730","volume":"18","author":"L. Beniny","year":"1999","unstructured":"Beniny, L. et al., Policy Optimization for Dynamic Power Management, IEEE Trans. Computer-Aided Design VLSI, June, 1999, vol. 18, pp. 813\u2013823.","journal-title":"IEEE Trans. Computer-Aided Design VLSI"},{"issue":"3","key":"3007_CR9","doi-asserted-by":"publisher","first-page":"325","DOI":"10.1145\/860176.860180","volume":"2","author":"S. Iran","year":"2003","unstructured":"Iran, S., Shukla, S., and Gupta, R., Online Strategies for Dynamic Power Management in Systems with Multiple Power-Saving States, ACM Trans. Computer Systems, August, 2003, vol. 2, no. 3, pp. 325\u2013346.","journal-title":"ACM Trans. Computer Systems"},{"key":"3007_CR10","unstructured":"Chung, E.Y., Beniny, L., and Michel, G.D., Dynamic Power Management Using Adaptive Learning Tree, Proc. CAD, 1999, pp. 274\u2013279."},{"key":"3007_CR11","doi-asserted-by":"crossref","unstructured":"Swaminathan, V. and Charkabarty, K., Pruning-based Optimal Device Scheduling for Hard Real-Time Systems, Proc. CODES 2002, pp. 175\u2013180.","DOI":"10.1145\/774789.774825"},{"key":"3007_CR12","unstructured":"ACPI, http:\/\/www.acpi.info\/spec3oa.html"},{"key":"3007_CR13","doi-asserted-by":"crossref","unstructured":"Albonesy, D.H. et al., Dynamically Tuning Processor Resources with Adaptive Processing, Computer, December, 2003, pp. 49\u201358.","DOI":"10.1109\/MC.2003.1250883"},{"key":"3007_CR14","doi-asserted-by":"crossref","unstructured":"Huang, M.C., Renal, J., and Torrellas, J., Positional Adaptation of Processors: Application to Energy Reduction, Proc. 30th Annual Intern. Symp. Computer Architecture, 2003, pp. 102\u2013119.","DOI":"10.1145\/859634.859637"},{"key":"3007_CR15","doi-asserted-by":"crossref","unstructured":"Bahar, R.I. and Manne, S., Power and Energy Reduction via Pipeline Balancing, Proc. 28th Annual Intern. Symp. Computer Architecture, 2001, pp. 218\u2013229.","DOI":"10.1145\/379240.379265"},{"key":"3007_CR16","doi-asserted-by":"crossref","unstructured":"Vahid, F. and Gordon-Ross, A., A Self-Optimizing Embedded Microprocessor Using Loop Table for Low Power, Proc. Intern. Symp. Low Power Electronics and Design, 2001, pp. 219\u2013224.","DOI":"10.1145\/383082.383138"},{"key":"3007_CR17","doi-asserted-by":"crossref","unstructured":"Sharkey, J.J. et al., Instruction Packing: Reducing Power and Delay of the Dynamic Scheduling Logic, Proc. Intern. Symp. Low Power Electronics and Design, August, 2005, pp. 30\u201335.","DOI":"10.1145\/1077603.1077613"},{"key":"3007_CR18","doi-asserted-by":"crossref","unstructured":"Ponomarev, D., Kucuk, G., and Ghose, K., Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources, Proc. 34th Annual ACM\/IEEE Intern. Symp. on Micro Architecture, 2001, pp. 90\u2013101.","DOI":"10.1109\/MICRO.2001.991108"},{"key":"3007_CR19","doi-asserted-by":"crossref","unstructured":"Buyuktosunoglu, A. et al., Energy Efficient Co-adaptive Instruction Fetch and Issue, Proc. 30th Annual Intern. Symp. on Computer Architecture, pp. 147\u2013156.","DOI":"10.1109\/ISCA.2003.1206996"},{"key":"3007_CR20","doi-asserted-by":"crossref","unstructured":"Balasubramonium, R. et al., Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures, Proc. 33rd Annual ACM\/IEEE Intern. Symp. on Micro Architecture, 2000, pp. 245\u2013257.","DOI":"10.1145\/360128.360153"},{"key":"3007_CR21","doi-asserted-by":"crossref","unstructured":"Albonesi, D.H., Selective Cache Ways: On-demand Cache Resource Allocation, Proc. 32nd Annual ACM\/IEEE Intern. Symp. on Micro Architecture, 1999, pp. 248\u2013259.","DOI":"10.1109\/MICRO.1999.809463"},{"key":"3007_CR22","doi-asserted-by":"publisher","first-page":"347","DOI":"10.1145\/860176.860181","volume":"2","author":"H. Zhou","year":"2003","unstructured":"Zhou, H., Adaptive Control Mode: A Static-Power-efficient Cache Design, ACM Trans. Embedded Computing Systems, 2003, vol. 2, pp. 347\u2013372.","journal-title":"ACM Trans. Embedded Computing Systems"},{"key":"3007_CR23","doi-asserted-by":"crossref","unstructured":"Zhang, M., Chang, X, and Zhang, G., International Symposium on Low-Power Electronics and Design, Proc. Intern. Symp. Low Power Electronics and Design, August 2007, pp. 367\u2013370.","DOI":"10.1145\/1283780.1283860"},{"key":"3007_CR24","unstructured":"Weiser, M. et al., Scheduling for Reduced CPU Energy, Operating System Design Implementation, 1994, pp. 13\u201323."},{"key":"3007_CR25","doi-asserted-by":"crossref","unstructured":"Ishihara, T. and Yasuura, H., Voltage Scheduling Problem for Dynamically Variable Voltage Processors, Proc. 1998 Intern. Symp. Low Power Electronics and Design, 1998, pp. 197\u2013202.","DOI":"10.1145\/280756.280894"},{"key":"3007_CR26","doi-asserted-by":"crossref","unstructured":"Chandrasena, L.H., Chandrasena, P., and Liebelt, M.J., An Energy Efficient Rate Selection Algorithm for Voltage Quantized Dynamic Voltage Scaling, Proc. 14th Intern. Symp. Systems Synthesis, 2001, pp. 124\u2013129.","DOI":"10.1145\/500001.500031"},{"key":"3007_CR27","doi-asserted-by":"crossref","unstructured":"Mochocky, B., Hu, X.S., and Quan, G., A Realistic Variable Scheduling Model for Real-Time Applications, Proc. IEEE\/ACM Intern. Conf. on Computer-Aided Design, 2000, pp. 726\u2013731.","DOI":"10.1109\/ICCAD.2002.1167612"},{"key":"3007_CR28","doi-asserted-by":"crossref","unstructured":"Jejurikal, R. and Gupta, R., Energy Aware Task Scheduling with Task Synchronization for Embedded Real Time Systems, Proc. Intern. Conf. on Computers, Architecture, and Synthesis for Embedded Systems, 2002, pp. 164\u2013169.","DOI":"10.1145\/581630.581655"},{"key":"3007_CR29","doi-asserted-by":"crossref","unstructured":"Pering, T., Burd, T., and Brodersen, R., The Simulation of Dynamic Voltage Scaling Algorithms, ACM ISBN, 2000, pp. 76\u201381.","DOI":"10.1145\/280756.280790"},{"key":"3007_CR30","doi-asserted-by":"publisher","first-page":"1261","DOI":"10.1109\/TSE.1989.559777","volume":"15","author":"H. Cheto","year":"1989","unstructured":"Cheto, H. and Cheto, M., Some Results of the Earliest Deadline Scheduling Algorithm, IEEE Trans. Software Eng., October, 1989, vol. 15, pp. 1261\u20131269.","journal-title":"IEEE Trans. Software Eng."},{"issue":"issue5","key":"3007_CR31","first-page":"89","volume":"35","author":"P. Pillai","year":"2001","unstructured":"Pillai, P. and Shin, K.G., Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems, Proc. ACM SIGOPS, October, 2001, vol. 35, issue 5, pp. 89\u2013102.","journal-title":"Proc. ACM SIGOPS"},{"key":"3007_CR32","doi-asserted-by":"crossref","unstructured":"Duddani, A., Mueler, F., and Zhu, Y., Energy-Conserving Feedback EDF Scheduling for Embedded Systems with Real-Time Constraints, Proc. LCTES\u201902 (ACM), 2002, pp. 213\u2013222.","DOI":"10.1145\/513829.513865"},{"key":"3007_CR33","doi-asserted-by":"crossref","unstructured":"Zhu, Y. and Mueler, F., Feedback EDF Scheduling Exploiting Hardware-Assisted Asynchronous Dynamic Voltage Scaling, Proc. LCTES\u201905 (ACM), 2005, pp. 203\u2013212.","DOI":"10.1145\/1065910.1065939"},{"key":"3007_CR34","unstructured":"Wang, Y. and Cheng, A.M.K., A Dynamic-Mode DVS Algorithm under dynamic Workloads, Proc. IEEE-CS Real-Time and Embedded Technology and Applications Symposium, March, 2005, pp. 1\u20134."},{"issue":"5","key":"3007_CR35","first-page":"36","volume":"20","author":"A. Baums","year":"2005","unstructured":"Baums, A., The Real-Time Energy Consumption Estimation for the Task Dynamic and Static Realization Scheduling, Sci. Proc. Riga Technical University, Computer Sciences, 2005, vol. 20, no. 5, pp. 36\u201341.","journal-title":"Sci. Proc. Riga Technical University, Computer Sciences"},{"key":"3007_CR36","unstructured":"Baums, S., Multitask Real-Time System Energy Consumption Using Mini-max Method, Electronics and Electrical Engineering (Kaunus Technologija), 2007, no. 5 (77), pp. 61\u201364."},{"issue":"12","key":"3007_CR37","doi-asserted-by":"publisher","first-page":"1586","DOI":"10.1109\/TC.2003.1252854","volume":"52","author":"C.M. Krishna","year":"2003","unstructured":"Krishna, C.M. and Lee, Y.-H., Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems, IEEE Trans. Computers, December, 2003, vol. 52, no. 12, pp. 1586\u20131593.","journal-title":"IEEE Trans. Computers"},{"issue":"5","key":"3007_CR38","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/TC.2004.1275298","volume":"53","author":"H. Audin","year":"2004","unstructured":"Audin, H., Mosse, D., and Meja-Alvarez, P., Power-Aware Scheduling for Periodic Real-Time Tasks, IEEE Trans. Computers, May, 2004, vol. 53, no. 5, pp. 584\u2013600.","journal-title":"IEEE Trans. Computers"},{"key":"3007_CR39","unstructured":"http:\/\/www.intel.com\/design\/intelxscale"},{"key":"3007_CR40","doi-asserted-by":"crossref","unstructured":"Zhu, Y and Mueler, F., DVSLEAK Combining Leakage Reduction and Voltage Scaling in Feedback EDF Scheduling, CLCTES\u201907 (ACM), pp. 31\u201340.","DOI":"10.1145\/1254766.1254772"},{"key":"3007_CR41","doi-asserted-by":"crossref","unstructured":"Lee, S. and Sakurai, T., Run-Time Voltage Hopping for Low-Power Real-Time Systems, Proc. 37th Conf. on Design Automation, June 2000, pp. 806\u2013809.","DOI":"10.1145\/337292.337785"},{"key":"3007_CR42","doi-asserted-by":"crossref","unstructured":"Shin, Y. and Choi, K., Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems, Proc. 36th Annual ACM\/IEEE Conf. on Design Automation, June 21\u201325, 1999, pp. 134\u2013139.","DOI":"10.1145\/309847.309901"},{"key":"3007_CR43","doi-asserted-by":"crossref","unstructured":"Kim, M. and Ha, S., Hybrid Run-Time Power Management Technique for Real-Time Embedded System with Voltage Scalable Processor, Proc. ACM SIGPLAN Workshop on Language. Compilers and Embedded Scalable Systems, 2001, pp. 11\u201319.","DOI":"10.1145\/384197.384202"},{"key":"3007_CR44","doi-asserted-by":"crossref","unstructured":"Semeraro, G. et al., Dynamic Frequency and Voltage Control for a Multiple Clock Domain Micro Architecture, Proc. 35th Annual ACM\/IEEE Intern. Symp. Micro Architecture, 2002, pp. 356\u2013367.","DOI":"10.1109\/MICRO.2002.1176263"},{"key":"3007_CR45","doi-asserted-by":"crossref","unstructured":"Magklis, G. et al., Profile-based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor, Proc. 30th Annual ACM\/IEEE Intern. Symp. on Computer Architecture, June, 2003, pp. 14\u201327.","DOI":"10.1109\/ISCA.2003.1206985"},{"key":"3007_CR46","unstructured":"Shin, Y., Choi, K., and Sakurai, T., Power Optimization of Real-Time Embedded Systems on Variable Speed Processors, Proc. IEEE\/ACM Intern. Conf. on Computer-Aided Design, 2000, pp. 365\u2013368."},{"key":"3007_CR47","doi-asserted-by":"crossref","unstructured":"Marculescu, D., Application Adaptive Energy Efficient Clustered Architectures, Proc. Intern. Symp. on Low Power Electronics and Design, August, 2004, pp. 344\u2013349.","DOI":"10.1145\/1013235.1013318"},{"key":"3007_CR48","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1145\/1241601.1241609","volume":"35","author":"M. Kondo","year":"2007","unstructured":"Kondo, M., Saseki, H., and Nakamura, H., Improving Fairness, Throughput, and Energy Efficiency on a Chip Multiprocessor Through DVFS, ACM SIGARCH Computer Architecture News, March, 2007, vol. 35, pp. 31\u201338.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"3007_CR49","doi-asserted-by":"crossref","unstructured":"Juang, P. et al., Coordinate, Distributed, Formal Energy Management of Chip Multiprocessors, Proc. Intern. Symp. on Low Power Electronics and Design, August, 2005, pp. 127\u2013130.","DOI":"10.1145\/1077603.1077637"},{"issue":"8","key":"3007_CR50","doi-asserted-by":"publisher","first-page":"1210","DOI":"10.1109\/4.604077","volume":"32","author":"R. Gonzales","year":"1997","unstructured":"Gonzales, R., Gordon, B.M., and Horowitz, M.A., Supply and Threshold Voltage Scaling for Low Power CMOS, IEEE J. Solid-State Circuits, August, 1997, vol. 32, no. 8, pp. 1210\u20131216.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3007_CR51","doi-asserted-by":"crossref","unstructured":"Elgebaly, M. and Elg, M., Efficient Adaptive Voltage Scaling System Through On-chip Critical Path Emulation, Proc. Intern. Symp. on Low Power Electronics and Design, August, 2004, pp. 375\u2013380.","DOI":"10.1145\/1013235.1013325"},{"key":"3007_CR52","unstructured":"Flautner, K., Flinn, D., and Rives, M., A Combined Hardware-Software Approach for Low Power SoC Applying Adaptive Voltage Scaling and Intelligent Energy Management Software, DesignCon2003, pp. 1\u201315."},{"issue":"4","key":"3007_CR53","doi-asserted-by":"publisher","first-page":"391","DOI":"10.1109\/92.335008","volume":"2","author":"L.S. Nielsen","year":"1994","unstructured":"Nielsen, L.S. et al., Low Power Operation Using Self-timed Circuits and Adaptive Scaling of the Supply Voltage, IEEE Trans. VLSI Systems, December, 1994, vol. 2, no. 4, pp. 391\u2013394.","journal-title":"IEEE Trans. VLSI Systems"},{"key":"3007_CR54","doi-asserted-by":"crossref","unstructured":"Dhar, S., Maksimovic, D., and Kranzen, B., Closed-Loop Adaptive Voltage Scaling Controller for Standard-Cell ASICs, Proc. Intern. Symp. on Low Power Electronics and Design, 2002, pp. 103\u2013107.","DOI":"10.1109\/LPE.2002.146720"},{"key":"3007_CR55","doi-asserted-by":"crossref","unstructured":"Gorjiara, B., Bagherzadeh, N.R., and Chou, P., An Efficient Voltage Scaling Algorithm for Complex SoCs with Few Number of Voltage Modes, Proc. Intern. Symp. on Low Power Electronics and Design, August, 2004, pp. 381\u2013386.","DOI":"10.1145\/1013235.1013326"},{"key":"3007_CR56","doi-asserted-by":"crossref","unstructured":"Ma, D., Wang, J., and Vozqua, P., Adaptive On-chip Power Supply with Robust One-Cycle Control Technique, Proc. ISLEPED06, October, 2006, pp. 394\u2013399.","DOI":"10.1145\/1165573.1165670"},{"key":"3007_CR57","unstructured":"http:\/\/national.com\/powerwise\/_avs.html"},{"key":"3007_CR58","doi-asserted-by":"crossref","unstructured":"Meijer, M., Pessolano, F., and Gyvez, J., Technology Exploration for Adaptive Power and Frequency Scaling in 90nm CMOS, Proc. Intern. Symp. on Low Power Electronics and Design, August, 2004, pp. 14\u201319.","DOI":"10.1145\/1013235.1013245"},{"key":"3007_CR59","doi-asserted-by":"crossref","unstructured":"Martin, S.M., Flautner, K., Mugle, T., and Blaauw, D., Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads, Proc. Intern. Conf. on Computer-Aided Design, 2002, pp. 721\u2013725.","DOI":"10.1109\/ICCAD.2002.1167611"},{"key":"3007_CR60","doi-asserted-by":"crossref","unstructured":"Yan, L., Luo, J., and Jha, N.K., Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-Time Embedded Systems, Proc. IEEE\/ACM Intern. Conf. on Computer-Aided Design, November, 2003, pp. 30\u201337.","DOI":"10.1109\/ICCAD.2003.159667"},{"issue":"11","key":"3007_CR61","doi-asserted-by":"publisher","first-page":"1396","DOI":"10.1109\/JSSC.2002.803949","volume":"37","author":"J.W. Tschanz","year":"2002","unstructured":"Tschanz, J.W., Kao, J.T., Narendra, S.G., NairAntoniadis, R., Chandrakasan, D.A., and De V., A.P., Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage, IEEE J. Solid-State Circuits, November, 2002, vol. 37, no. 11, pp. 1396\u20131402.","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"3007_CR62","doi-asserted-by":"publisher","first-page":"888","DOI":"10.1109\/TVLSI.2003.817120","volume":"11","author":"T. Chen","year":"2003","unstructured":"Chen, T. and Naffizer, S., Comparison of ABB and ASV for Improving Delay and Leakage under Presence of Process Variation, IEEE Trans. VLSI, October, 2003, vol. 11, no. 5, pp. 888\u2013889.","journal-title":"IEEE Trans. VLSI"},{"key":"3007_CR63","unstructured":"http:\/\/www.transmeta.com\/tec\/longran2.html"},{"key":"3007_CR64","doi-asserted-by":"crossref","unstructured":"Kao, J. and Chandrakasan, Dual-Threshold Voltage for Low-Power Digital Circuits, IEEE J. Solid-State Circuits, 2000, no. 7, pp. 1009\u20131018.","DOI":"10.1109\/4.848210"},{"key":"3007_CR65","doi-asserted-by":"crossref","unstructured":"Huang, W. et al., Total Power Optimization through Simultaneously Multiple V\n                           DD Multiple Vth Assignment and Device Sizing with Stack Forcing, Proc. ISLPED04, August, 2004, pp. 144\u2013149.","DOI":"10.1145\/1013235.1013276"},{"key":"3007_CR66","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Leakage in Nano-scalar Technologies: Mechanism, Impact and Design Considerations, Proc. DAC2004, June, 2006, pp. 6\u201311.","DOI":"10.1145\/996566.996571"},{"key":"3007_CR67","doi-asserted-by":"crossref","unstructured":"Rauchowdhurd, A. et al., Analysis of Super Cut-Off Transistors for Ultra Low Power Digital Circuits, Proc. ISLPED04, October, 2006, pp. 2\u20137.","DOI":"10.1109\/LPE.2006.4271798"}],"container-title":["Automatic Control and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.3103\/S0146411608030073.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.3103\/S0146411608030073","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.3103\/S0146411608030073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.3103\/S0146411608030073.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T22:06:02Z","timestamp":1773612362000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.3103\/S0146411608030073"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":67,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,6]]}},"alternative-id":["3007"],"URL":"https:\/\/doi.org\/10.3103\/s0146411608030073","relation":{},"ISSN":["0146-4116","1558-108X"],"issn-type":[{"value":"0146-4116","type":"print"},{"value":"1558-108X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,6]]},"assertion":[{"value":"25 January 2008","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 July 2008","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}