{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T11:49:31Z","timestamp":1761479371174,"version":"build-2065373602"},"reference-count":16,"publisher":"Elsevier BV","issue":"21","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["IFAC Proceedings Volumes"],"published-print":{"date-parts":[[2009]]},"DOI":"10.3182\/20091006-3-es-4010.00006","type":"journal-article","created":{"date-parts":[[2011,3,4]],"date-time":"2011-03-04T11:40:10Z","timestamp":1299238810000},"page":"19-24","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"title":["Partitioning of Mealy Finite State Machines"],"prefix":"10.3182","volume":"42","author":[{"given":"Arkadiusz","family":"Bukowiec","sequence":"first","affiliation":[]},{"given":"Luis","family":"Gomes","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"year":"1994","series-title":"Logic Synthesis for Control Automat","author":"Baranov","key":"10.3182\/20091006-3-ES-4010.00006_bib1"},{"year":"2008","series-title":"Logic Synthesis for Compositional Microprogram Control Units, vol. 22 of Lecture Notes in Electrical Engineering","author":"Barkalov","key":"10.3182\/20091006-3-ES-4010.00006_bib2"},{"key":"10.3182\/20091006-3-ES-4010.00006_bib3","series-title":"Proc. IFAC Workshop on Programmable Devices and Embedded Systems PDeS'06","article-title":"Synthesis of Mealy FSM with multiple shared encoding of microinstructions and internal states","author":"Bukowiec","year":"2006"},{"year":"2009","series-title":"Synthesis of Finite State Machines for FPGA Devices Based on Architecturel Decomposition","author":"Bukowiec","key":"10.3182\/20091006-3-ES-4010.00006_bib4"},{"author":"Bukowiec","key":"10.3182\/20091006-3-ES-4010.00006_bib5"},{"year":"1994","series-title":"Synthesis and Optimization of Digital Circuits","author":"De Micheli","key":"10.3182\/20091006-3-ES-4010.00006_bib6"},{"key":"10.3182\/20091006-3-ES-4010.00006_bib7","unstructured":"Figler, K. (2006). Analysis of Formal Methods of Synthesis of One-Level Finite State Machines. Master's thesis, University of Zielona G\u00f3ra, Zielona G\u00f3ra. (in Polish)."},{"key":"10.3182\/20091006-3-ES-4010.00006_bib8","doi-asserted-by":"crossref","unstructured":"Gomes, L. and Costa, A. (2003). From use cases to system implementation: Statechart based co-design. In Proc. 1st ACM & IEEE Conf. Formal Methods and Programming Models for Codesign MEMOCODE'03, 24-33. IEEE Computer Society Press, Mt St-Michel, France.","DOI":"10.1109\/MEMCOD.2003.1210083"},{"key":"10.3182\/20091006-3-ES-4010.00006_bib9","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1016\/0167-6423(87)90035-9","article-title":"Statecharts: A visual formalism for complex systems","volume":"8","author":"Harel","year":"1987","journal-title":"Science of Computer Programming"},{"year":"1979","series-title":"Introduction to Automata Theory, Languages, and Computation","author":"Hopcroft","key":"10.3182\/20091006-3-ES-4010.00006_bib10"},{"year":"2003","series-title":"Modeling Embedded Systems and SoC's: Concurrency and Time in Models of Computation","author":"Jantsch","key":"10.3182\/20091006-3-ES-4010.00006_bib11"},{"year":"1994","series-title":"Designing with FPGAs and CPLDs","author":"Jenkins","key":"10.3182\/20091006-3-ES-4010.00006_bib12"},{"issue":"No. 3-4","key":"10.3182\/20091006-3-ES-4010.00006_bib13","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1155\/1995\/16259","article-title":"General decomposition and its use in digital circuit synthesis","volume":"3","author":"J\u00f3zwiak","year":"1995","journal-title":"VLSI Design"},{"key":"10.3182\/20091006-3-ES-4010.00006_bib14","doi-asserted-by":"crossref","unstructured":"J\u00f3zwiak, L., Gawiowski, D., and Slusarczyk, A. (2006). Multi-objective optimal controller synthesis for heterogeneous embedded systems. In Proc. 6th Int. Conf. Embedded Computer Systems: Architectures, Modeling and Simulation IC-SAMOS'06, 177-184. Samos, Greece.","DOI":"10.1109\/ICSAMOS.2006.300825"},{"key":"10.3182\/20091006-3-ES-4010.00006_bib15","series-title":"Proc. 9th Int. Conf. Mixed Design of Integrated Circuits and Systems MixDes'02","first-page":"285","article-title":"Functional decomposition as a unversal method of logic synthesis for digital circuits","author":"\u0141uba","year":"2002"},{"key":"10.3182\/20091006-3-ES-4010.00006_bib16","unstructured":"Yang, S. (1991). Logic Synthesis and Optimization Benchmarks User Guide. version 3.0. Tech. Rep., Microelectronics Center of North Carolina, North Carolina."}],"container-title":["IFAC Proceedings Volumes"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1474667016323357?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1474667016323357?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T11:36:01Z","timestamp":1761478561000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1474667016323357"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":16,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2009]]}},"alternative-id":["S1474667016323357"],"URL":"https:\/\/doi.org\/10.3182\/20091006-3-es-4010.00006","relation":{},"ISSN":["1474-6670"],"issn-type":[{"type":"print","value":"1474-6670"}],"subject":[],"published":{"date-parts":[[2009]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Partitioning of Mealy Finite State Machines","name":"articletitle","label":"Article Title"},{"value":"IFAC Proceedings Volumes","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.3182\/20091006-3-ES-4010.00006","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2009 IFAC. Published by Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}