{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T23:01:29Z","timestamp":1772146889771,"version":"3.50.1"},"reference-count":37,"publisher":"SAGE Publications","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["AIC"],"published-print":{"date-parts":[[2016,11,15]]},"DOI":"10.3233\/aic-160708","type":"journal-article","created":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T14:15:36Z","timestamp":1476800136000},"page":"595-606","source":"Crossref","is-referenced-by-count":4,"title":["Ant Colony Optimization for multicore re-configurable architecture"],"prefix":"10.1177","volume":"29","author":[{"given":"Ishfaq","family":"Hussain","sequence":"first","affiliation":[{"name":"HITEC University, Taxila, Pakistan"}]},{"given":"Ayaz","family":"Ahmad","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, COMSATS Institute of Information Technology, Wah Cantt., Pakistan"}]},{"given":"Muhammad Yasir","family":"Qadri","sequence":"additional","affiliation":[{"name":"School of Computer Science and Electronic Engineering, University of Essex, Colchester, UK"}]},{"given":"Nadia N.","family":"Qadri","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, COMSATS Institute of Information Technology, Wah Cantt., Pakistan"}]},{"given":"Jameel","family":"Ahmed","sequence":"additional","affiliation":[{"name":"Faculty of Engineering and Applied Sciences, Riphah International University, Islamabad, Pakistan"}]}],"member":"179","reference":[{"issue":"8","key":"10.3233\/AIC-160708_ref1","doi-asserted-by":"publisher","first-page":"860","DOI":"10.1016\/j.micpro.2014.01.002","article-title":"Power consumption models for the use of dynamic and partial reconfiguration","volume":"38","author":"Bonamy","year":"2014","journal-title":"Microprocessors and Microsystems"},{"key":"10.3233\/AIC-160708_ref2","doi-asserted-by":"crossref","unstructured":"D.\u00a0Bruni, A.\u00a0Bogliolo and L.\u00a0Benini, Statistical design space exploration for application-specific unit synthesis, in: Design Automation Conference, 2001. Proceedings, IEEE, 2001, pp.\u00a0641\u2013646.","DOI":"10.1145\/378239.379039"},{"key":"10.3233\/AIC-160708_ref3","doi-asserted-by":"crossref","unstructured":"T.D.\u00a0Burd and R.W.\u00a0Brodersen, Energy efficient CMOS microprocessor design, in: System Sciences, 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on, Vol.\u00a01, IEEE, 1995, pp.\u00a0288\u2013297.","DOI":"10.1109\/HICSS.1995.375385"},{"key":"10.3233\/AIC-160708_ref4","doi-asserted-by":"crossref","unstructured":"Y.-T.\u00a0Chen, J.\u00a0Cong, H.\u00a0Huang, B.\u00a0Liu, C.\u00a0Liu, M.\u00a0Potkonjak and G.\u00a0Reinman, Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design, in: Design, Automation & Test in Europe Conference & Exhibition (DATE), 2012, IEEE, 2012, pp.\u00a045\u201350.","DOI":"10.1109\/DATE.2012.6176431"},{"issue":"1","key":"10.3233\/AIC-160708_ref5","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/4235.585892","article-title":"Ant colony system: A\u00a0cooperative learning approach to the traveling salesman problem","volume":"1","author":"Dorigo","year":"1997","journal-title":"Evolutionary Computation, IEEE Transactions on"},{"key":"10.3233\/AIC-160708_ref6","unstructured":"R.G.\u00a0Dreslinski, G.K.\u00a0Chen, T.\u00a0Mudge, D.\u00a0Blaauw, D.\u00a0Sylvester and K.\u00a0Flautner, Reconfigurable energy efficient near threshold cache architectures, in: Microarchitecture, 2008. MICRO-41. 2008 41st IEEE\/ACM International Symposium on, IEEE, 2008, pp.\u00a0459\u2013470."},{"key":"10.3233\/AIC-160708_ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240600"},{"issue":"1","key":"10.3233\/AIC-160708_ref8","first-page":"84","article-title":"Specsyn: An environment supporting the specify-explore-refine paradigm for hardware\/software system design. Very Large Scale Integration (VLSI) systems","volume":"6","author":"Gajski","year":"1998","journal-title":"IEEE Transactions on"},{"key":"10.3233\/AIC-160708_ref9","unstructured":"C.W.\u00a0Gear, Numerical Initial Value Problems in Ordinary Differential Equations, Prentice Hall PTR, Upper Saddle River, NJ, 1971."},{"issue":"11","key":"10.3233\/AIC-160708_ref10","first-page":"1317","article-title":"Platune: A\u00a0tuning framework for system-on-a-chip platforms. Computer-aided design of integrated circuits and systems","volume":"21","author":"Givargis","year":"2002","journal-title":"IEEE Transactions on"},{"key":"10.3233\/AIC-160708_ref11","doi-asserted-by":"crossref","unstructured":"D.\u00a0Gohringer, M.\u00a0Hubner, V.\u00a0Schatz and J.\u00a0Becker, Runtime adaptive multi-processor system-on-chip: RAMPSoC, in: Parallel and Distributed Processing, 2008. IPDPS 2008. IEEE International Symposium on, IEEE, 2008, pp.\u00a01\u20137.","DOI":"10.1109\/IPDPS.2008.4536503"},{"key":"10.3233\/AIC-160708_ref12","doi-asserted-by":"publisher","first-page":"541","DOI":"10.2307\/1909768","article-title":"Maximization by quadratic hill-climbing","volume":"34","author":"Goldfeld","year":"1966","journal-title":"Econometrica: Journal of the Econometric Society"},{"issue":"5","key":"10.3233\/AIC-160708_ref14","doi-asserted-by":"publisher","first-page":"532","DOI":"10.1145\/42411.42415","article-title":"Reevaluating Amdahl\u2019s law","volume":"31","author":"Gustafson","year":"1988","journal-title":"Communications of the ACM"},{"key":"10.3233\/AIC-160708_ref15","unstructured":"J.\u00a0Huh, D.\u00a0Burger and S.W.\u00a0Keckler, Exploring the design space of future CMPs, in: Parallel Architectures and Compilation Techniques, 2001. Proceedings. 2001 International Conference on, IEEE, 2001, pp.\u00a0199\u2013210."},{"key":"10.3233\/AIC-160708_ref17","doi-asserted-by":"crossref","unstructured":"S.\u00a0Kang and R.\u00a0Kumar, Magellan: A\u00a0search and machine learning-based framework for fast multi-core design space exploration and optimization, in: Proceedings of the Conference on Design, Automation and Test in Europe, ACM, 2008, pp.\u00a01432\u20131437.","DOI":"10.1145\/1403375.1403721"},{"key":"10.3233\/AIC-160708_ref18","doi-asserted-by":"crossref","unstructured":"I.E.\u00a0Kaporin, High quality preconditioning of a general symmetric positive definite matrix based on its UTU + UTR + RTU-decomposition, in: Numerical Linear Algebra with Applications, Vol.\u00a05, 1998, pp.\u00a0483\u2013509.","DOI":"10.1002\/(SICI)1099-1506(199811\/12)5:6<483::AID-NLA156>3.3.CO;2-Z"},{"key":"10.3233\/AIC-160708_ref19","unstructured":"D.W.\u00a0Knapp, Behavioral Synthesis: Digital System Design Using the Synopsys Behavioral Compiler, Prentice-Hall, Inc., 1996."},{"issue":"6","key":"10.3233\/AIC-160708_ref20","first-page":"768","article-title":"System-level performance analysis for designing on-chip communication architectures. Computer-aided design of integrated circuits and systems","volume":"20","author":"Lahiri","year":"2001","journal-title":"IEEE Transactions on"},{"issue":"2","key":"10.3233\/AIC-160708_ref21","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1016\/0166-218X(87)90020-5","article-title":"Generalized travelling salesman problem through n sets of nodes: The asymmetrical case","volume":"18","author":"Laporte","year":"1987","journal-title":"Discrete Applied Mathematics"},{"issue":"3","key":"10.3233\/AIC-160708_ref22","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1051\/ro\/1984180302031","article-title":"Optimal tour planning with specified nodes","volume":"18","author":"Laporte Gilbert","year":"1984","journal-title":"RAIRO \u2013 Operations Research \u2013 Recherche Op\u00e9rationnelle"},{"key":"10.3233\/AIC-160708_ref23","unstructured":"G.M.\u00a0Marakas, Modern Data Warehousing, Mining, and Visualization: Core Concepts, Prentice Hall, 2003."},{"issue":"2","key":"10.3233\/AIC-160708_ref24","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1016\/j.micpro.2011.06.003","article-title":"Energy optimization of application-specific instruction-set processors by using hardware accelerators in semicustom ics technology","volume":"36","author":"Meyer-Baese","year":"2012","journal-title":"Microprocessors and Microsystems"},{"key":"10.3233\/AIC-160708_ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183428"},{"issue":"1","key":"10.3233\/AIC-160708_ref26","first-page":"39","article-title":"An efficient transformation of the generalized traveling salesman problem","volume":"31","author":"Noon","year":"1993","journal-title":"INFOR"},{"key":"10.3233\/AIC-160708_ref27","doi-asserted-by":"crossref","unstructured":"H.\u00a0Orsila, T.\u00a0Kangas, E.\u00a0Salminen and T.D.\u00a0Hamalainen, Parameterizing simulated annealing for distributing task graphs on multiprocessor SoCs, in: System-on-Chip, 2006. International Symposium on, IEEE, 2006, pp.\u00a01\u20134.","DOI":"10.1109\/ISSOC.2006.321971"},{"key":"10.3233\/AIC-160708_ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.21"},{"key":"10.3233\/AIC-160708_ref29","doi-asserted-by":"crossref","unstructured":"M.\u00a0Palesi and T.\u00a0Givargis, Multi-objective design space exploration using genetic algorithms, in: Proceedings of the Tenth International Symposium on Hardware\/Software Codesign, CODES\u201902, ACM, New York, 2002, pp.\u00a067\u201372.","DOI":"10.1145\/774789.774804"},{"issue":"3","key":"10.3233\/AIC-160708_ref30","doi-asserted-by":"publisher","first-page":"348","DOI":"10.1145\/773453.808204","article-title":"A low-overhead coherence solution for multiprocessors with private cache memories","volume":"12","author":"Papamarcos","year":"1984","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"10.3233\/AIC-160708_ref31","doi-asserted-by":"crossref","unstructured":"A.\u00a0Patel, F.\u00a0Afram, S.\u00a0Chen and K.\u00a0Ghose, MARSSx86: A\u00a0full system simulator for x86 CPUs, in: Design Automation Conference 2011 (DAC\u201911), 2011.","DOI":"10.1145\/2024724.2024954"},{"issue":"4\u20135","key":"10.3233\/AIC-160708_ref32","doi-asserted-by":"publisher","first-page":"321","DOI":"10.1016\/j.micpro.2014.09.006","article-title":"FASTER: Facilitating analysis and synthesis technologies for effective reconfiguration","volume":"39","author":"Pnevmatikatos","year":"2015","journal-title":"Microprocessors and Microsystems"},{"key":"10.3233\/AIC-160708_ref33","doi-asserted-by":"publisher","DOI":"10.1109\/UKSIM.2010.114"},{"key":"10.3233\/AIC-160708_ref35","doi-asserted-by":"crossref","unstructured":"H.\u00a0Singh, C.\u00a0Holt, J.L.\u00a0Hennessy and A.\u00a0Gupta, A parallel adaptive fast multipole method, in: Proceedings of the 1993 ACM\/IEEE Conference on Supercomputing, ACM, New York, 1993, pp.\u00a054\u201365.","DOI":"10.1145\/169627.169651"},{"issue":"2","key":"10.3233\/AIC-160708_ref36","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1145\/201045.201050","article-title":"Implications of hierarchical n-body methods for multiprocessor architectures","volume":"13","author":"Singh","year":"1995","journal-title":"ACM Transactions on Computer Systems (TOCS)"},{"issue":"8","key":"10.3233\/AIC-160708_ref37","doi-asserted-by":"publisher","first-page":"1173","DOI":"10.1016\/j.micpro.2013.09.004","article-title":"Practical models for energy-efficient prefetching in mobile embedded systems","volume":"37","author":"Tang","year":"2013","journal-title":"Microprocessors and Microsystems"},{"key":"10.3233\/AIC-160708_ref39","doi-asserted-by":"crossref","unstructured":"P.\u00a0Thanarungroj and C.\u00a0Liu, Power and energy consumption analysis on Intel SCC many-core system, in: Performance Computing and Communications Conference (IPCCC), 2011 IEEE 30th International, IEEE, 2011, pp.\u00a01\u20132.","DOI":"10.1109\/PCCC.2011.6108095"},{"key":"10.3233\/AIC-160708_ref40","doi-asserted-by":"crossref","unstructured":"S.C.\u00a0Woo, M.\u00a0Ohara, E.\u00a0Torrie, J.P.\u00a0Singh and A.\u00a0Gupta, The splash-2 programs: Characterization and methodological considerations, in: In ACM SIGARCH Computer Architecture News, Vol.\u00a023, ACM, 1995, pp.\u00a024\u201336.","DOI":"10.1145\/225830.223990"},{"key":"10.3233\/AIC-160708_ref41","doi-asserted-by":"crossref","unstructured":"S.C.\u00a0Woo, J.P.\u00a0Singh and J.L.\u00a0Hennessy, The Performance Advantages of Integrating Block Data Transfer in Cache-Coherent Multiprocessors, Vol.\u00a029, ACM, 1994.","DOI":"10.1145\/195473.195547"}],"container-title":["AI Communications"],"original-title":[],"link":[{"URL":"https:\/\/content.iospress.com\/download?id=10.3233\/AIC-160708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T16:33:17Z","timestamp":1749659597000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.sagepub.com\/doi\/full\/10.3233\/AIC-160708"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,15]]},"references-count":37,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.3233\/aic-160708","relation":{},"ISSN":["1875-8452","0921-7126"],"issn-type":[{"value":"1875-8452","type":"electronic"},{"value":"0921-7126","type":"print"}],"subject":[],"published":{"date-parts":[[2016,11,15]]}}}