{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T01:34:32Z","timestamp":1777685672926,"version":"3.51.4"},"reference-count":19,"publisher":"SAGE Publications","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["HIS"],"published-print":{"date-parts":[[2020,9,28]]},"abstract":"<jats:p>Reconfigurable caches offer an intriguing opportunity to tailor cache behavior to applications for better run-times and energy consumptions. While one may adapt structural cache parameters such as cache and block sizes, we adapt the memory-address-to-cache-index mapping function to the needs of an application. Using a LEON3 embedded multi-core processor with reconfigurable cache mappings, a metaheuristic search procedure, and MiBench applications, we show in this work how to accurately compare non-deterministic performances of applications and how to use this information to implement an optimization procedure that evolves application-specific cache mappings for the LEON3 multi-core processor.<\/jats:p>","DOI":"10.3233\/his-200281","type":"journal-article","created":{"date-parts":[[2020,7,3]],"date-time":"2020-07-03T13:22:36Z","timestamp":1593782556000},"page":"149-161","source":"Crossref","is-referenced-by-count":0,"title":["Evolution of application-specific cache mappings"],"prefix":"10.1177","volume":"16","author":[{"given":"Nam","family":"Ho","sequence":"first","affiliation":[{"name":"Institute for Advanced Simulation, J\u00fclich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Kaufmann","sequence":"additional","affiliation":[{"name":"Mainz University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Platzner","sequence":"additional","affiliation":[{"name":"Paderborn University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"179","reference":[{"key":"10.3233\/HIS-200281_ref1","unstructured":"Aeroflex Gaisler. Grlib."},{"key":"10.3233\/HIS-200281_ref3","doi-asserted-by":"crossref","unstructured":"A. Agarwal and S.D. Pudar, Column-associative Caches: A Technique for Reducing the Miss Rate of Direct-mapped Caches, in: Proc. Intl. S. Computer Architecture (ISCA), ISCA, ACM, 1993, pp. 179\u2013190.","DOI":"10.1145\/173682.165153"},{"key":"10.3233\/HIS-200281_ref5","doi-asserted-by":"crossref","unstructured":"J.R. Diamond, D.S. Fussell and S.W. Keckler, Arbitrary modulus indexing, in: Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), IEEE Computer Society, 2014, pp. 140\u2013152.","DOI":"10.1109\/MICRO.2014.13"},{"issue":"3","key":"10.3233\/HIS-200281_ref6","first-page":"4","article-title":"Hardware design of the first HP precision architecture computers","volume":"38","author":"Fotland","year":"1987","journal-title":"Hewlett Packard J"},{"key":"10.3233\/HIS-200281_ref7","doi-asserted-by":"crossref","unstructured":"T. Givargis, Improved indexing for cache miss reduction in embedded systems, in: Proceedings Design Automation Conference (DAC), IEEE, 2003, pp. 875\u2013880.","DOI":"10.1145\/775832.776052"},{"key":"10.3233\/HIS-200281_ref8","doi-asserted-by":"crossref","unstructured":"N. Ho, P. Kaufmann and M. Platzner, A Hardware\/Software Infrastructure for Performance Monitoring on LEON3 Multicore Platforms, in: Proc. Intl. Conf. on Field Programmable Logic and Applications (FPL), 2014, pp. 1\u20134.","DOI":"10.1109\/FPL.2014.6927437"},{"key":"10.3233\/HIS-200281_ref9","doi-asserted-by":"crossref","unstructured":"N. Ho, P. Kaufmann and M. Platzner, Towards Self-Adaptive Caches: a Run-Time Reconfigurable Multi-Core Infrastructure, in: IEEE Intl. Conf. on Evolvable Systems (ICES), IEEE, 2014, pp. 31\u201337.","DOI":"10.1109\/ICES.2014.7008719"},{"key":"10.3233\/HIS-200281_ref10","unstructured":"N. Ho, P. Kaufmann and M. Platzner, Optimization of Application-specific L1 Cache Translation Functions of the LEON3 Processor, in: 9th World Congress on Nature and Biologically Inspired Computing (NaBIC), Advances in Nature and Biologically Inspired Computing, Springer, 2019."},{"key":"10.3233\/HIS-200281_ref13","doi-asserted-by":"crossref","unstructured":"P. Kaufmann and M. Platzner, Advanced Techniques for the Creation and Propagation of Modules in Cartesian Genetic Programming, in: Genetic and Evolutionary Computation (GECCO), ACM Press, 2008, pp. 1219\u20131226.","DOI":"10.1145\/1389095.1389334"},{"key":"10.3233\/HIS-200281_ref14","doi-asserted-by":"crossref","unstructured":"P. Kaufmann, C. Plessl and M. Platzner, EvoCaches: Application-specific Adaptation of Cache Mappings, in: IEEE Adaptive Hardware and Systems (AHS), IEEE CS, 2009, pp.\u00a011\u201318.","DOI":"10.1109\/AHS.2009.26"},{"key":"10.3233\/HIS-200281_ref15","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1016\/j.micpro.2016.01.003","article-title":"Quantifying the performance and energy efficiency of advanced cache indexing for GPGPU computing","volume":"43","author":"Kim","year":"2016","journal-title":"Microprocessors and Microsystems"},{"key":"10.3233\/HIS-200281_ref16","unstructured":"K. Patel, E. Macii, L. Benini and M. Poncino, Reducing cache misses by application-specific re-configurable indexing, in: Proceedings of the 2004 IEEE\/ACM Intl. Conf. on Computer-aided Design (ICCAD), IEEE Computer Society, 2004, pp.\u00a0125\u2013130."},{"issue":"6","key":"10.3233\/HIS-200281_ref17","first-page":"1534","article-title":"Adaptive selection of cache indexing bits for removing conflict misses","volume":"64","author":"Ros","year":"2015","journal-title":"IEEE Trans. Computers"},{"issue":"3","key":"10.3233\/HIS-200281_ref19","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"ACM Comput. Surv."},{"key":"10.3233\/HIS-200281_ref20","doi-asserted-by":"crossref","unstructured":"M. Stanca, S. Vassiliadis, S. Cotofana and H. Corporaal, Hashed Addressed Caches for Embedded Pointer Based Codes, in: Intl. Conf. on Parallel Processing (Euro-Par), volume 1900 of LNCS, Springer, 2000, pp. 965\u2013968.","DOI":"10.1007\/3-540-44520-X_136"},{"key":"10.3233\/HIS-200281_ref21","doi-asserted-by":"crossref","unstructured":"H. Vandierendonck and K.D. Bosschere, Constructing Optimal XOR-Functions to Minimize Cache Conflict Misses, in: 21st Intl. Conf. on Architecture of Computing Systems (ARCS \u201908), volume 4934 of LNCS, Springer, 2008, pp. 261\u2013272.","DOI":"10.1007\/978-3-540-78153-0_20"},{"key":"10.3233\/HIS-200281_ref22","doi-asserted-by":"crossref","unstructured":"H. Vandierendonck, P. Manet and J. Legat, Application-specific reconfigurable XOR-indexing to eliminate cache conflict, in: Proc. Design, Automation and Test in Europe (DATE), 2006, pp. 357\u2013362.","DOI":"10.1109\/DATE.2006.243736"},{"key":"10.3233\/HIS-200281_ref23","doi-asserted-by":"crossref","unstructured":"H. Vandierendonck, P. Manet and J. Legat, Application-specific reconfigurable xor-indexing to eliminate cache conflict misses, in: Proceedings Design, Automation and Test in Europe (DATE), IEEE, 2006, pp. 1\u20136.","DOI":"10.1109\/DATE.2006.243736"},{"key":"10.3233\/HIS-200281_ref24","doi-asserted-by":"crossref","unstructured":"B. Wang, Z. Liu, X. Wang and W. Yu, Eliminating intra-warp conflict misses in gpu, in: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), EDA Consortium, 2015, pp. 689\u2013694.","DOI":"10.7873\/DATE.2015.0322"}],"container-title":["International Journal of Hybrid Intelligent Systems"],"original-title":[],"link":[{"URL":"https:\/\/content.iospress.com\/download?id=10.3233\/HIS-200281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T08:52:49Z","timestamp":1777452769000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.sagepub.com\/doi\/full\/10.3233\/HIS-200281"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,28]]},"references-count":19,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.3233\/his-200281","relation":{},"ISSN":["1448-5869","1875-8819"],"issn-type":[{"value":"1448-5869","type":"print"},{"value":"1875-8819","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9,28]]}}}