{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T06:25:57Z","timestamp":1777703157412,"version":"3.51.4"},"reference-count":30,"publisher":"SAGE Publications","issue":"6","license":[{"start":{"date-parts":[[2015,8,10]],"date-time":"2015-08-10T00:00:00Z","timestamp":1439164800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/journals.sagepub.com\/page\/policies\/text-and-data-mining-license"}],"content-domain":{"domain":["journals.sagepub.com"],"crossmark-restriction":true},"short-container-title":["Journal of Intelligent &amp; Fuzzy Systems"],"published-print":{"date-parts":[[2015,8,10]]},"abstract":"<jats:title>Abstract<\/jats:title>\n                  <jats:p>Analog implementation of fuzzy logic controllers (FLCs) is the most efficient method when speed, power, and area are critical. Inference engine (IE) usually takes a large part of total die area when the FLC has a large number of rules. In this paper, a method is proposed to reduce size of the IE in analog implementations of FLCs. Since only a small number of rules may be fired simultaneously, thus a few inference blocks (IBs) may work at the same time in an IE. In the proposed method, reduction in size of the IE is achieved by sharing a few IBs between a large number of rules. To test the proposed method, a standard FLC is designed using both the regular method and the proposed method. By using the proposed method, total power consumption and active area are reduced by factors of 2.31 and 2.15, respectively. Moreover, inference speed is improved by a factor of 3.8 and output error is reduced by a factor of 2.5. All simulations have been performed in HSPICE using level 49 models for 0.35\u200aum CMOS process with a 3.3\u200aV power supply.<\/jats:p>","DOI":"10.3233\/ifs-151565","type":"journal-article","created":{"date-parts":[[2015,8,21]],"date-time":"2015-08-21T15:56:17Z","timestamp":1440172577000},"page":"2863-2874","update-policy":"https:\/\/doi.org\/10.1177\/sage-journals-update-policy","source":"Crossref","is-referenced-by-count":4,"title":["Power and area reduction in CMOS analog fuzzy logic controllers by using a new inference engine structure"],"prefix":"10.1177","volume":"28","author":[{"given":"Mahmoud","family":"Mahdipour Pirbazari","sequence":"first","affiliation":[{"name":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alireza","family":"Mesri","sequence":"additional","affiliation":[{"name":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdollah","family":"Khoei","sequence":"additional","affiliation":[{"name":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khayrollah","family":"Hadidi","sequence":"additional","affiliation":[{"name":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"179","published-online":{"date-parts":[[2015,8,10]]},"reference":[{"key":"e_1_3_1_2_2","first-page":"257","article-title":"A pipeline parallel architecture for a fuzzy inference processor","volume":"1","author":"Ascia G","year":"2000","unstructured":"AsciaGCataniaV2000A pipeline parallel architecture for a fuzzy inference processor9th IEEE Int Conf Fuzzy Syst1257262","journal-title":"9th IEEE Int Conf Fuzzy Syst"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052733"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/TFUZZ.2003.817841"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2011.2180489"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCST.2010.2093900"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/54.936249"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCST.2008.2009644"},{"key":"e_1_3_1_9_2","first-page":"377","article-title":"A 5.26 mflips programmable analogue fuzzy logic controller in a standard cmos 2.4\u03bc technology","author":"Dualibe C","year":"2000","unstructured":"DualibeCJespersPVerleysenM2000A 5.26 mflips programmable analogue fuzzy logic controller in a standard cmos 2.4\u03bc technologyIEEE Proc Int Symp Circuits & Syst ISCAS377380","journal-title":"IEEE Proc Int Symp Circuits & Syst ISCAS"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1002\/cta.468"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/91.544303"},{"key":"e_1_3_1_12_2","first-page":"25","article-title":"A Fuzzy inference processor with an \u201cActive-Rule-Driven\u201d architecture","author":"Ikeda H","year":"1991","unstructured":"IkedaHHiramotoYKisuN1991A Fuzzy inference processor with an \u201cActive-Rule-Driven\u201d architectureSymp VLSI Circuits, Digest of Technical Papers2526","journal-title":"Symp VLSI Circuits, Digest of Technical Papers"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.853243"},{"key":"e_1_3_1_14_2","article-title":"A current-mode first-order Takagi Sugeno\u2013Kang fuzzy logic controller, supporting rational-powered membership functions","volume":"90","author":"Kashtiban MM","year":"2007","unstructured":"KashtibanMMKhoeiAHadidiK2007A current-mode first-order Takagi Sugeno\u2013Kang fuzzy logic controller, supporting rational-powered membership functionsIEICE Trans ElectronE90-C","journal-title":"IEICE Trans Electron"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.fss.2004.09.009"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/21.52552"},{"key":"e_1_3_1_17_2","first-page":"45","article-title":"A 19MFLIPS CMOS fuzzy controller to control continuously variable transmission ratio","author":"Naderi A","year":"2011","unstructured":"NaderiAAliasgharyMPourazarAGhasemzadehH2011A 19MFLIPS CMOS fuzzy controller to control continuously variable transmission ratio7th Conf Ph D Research in Microelectronics and Electronics (PRIME)4548","journal-title":"7th Conf Ph D Research in Microelectronics and Electronics (PRIME)"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/91.544304"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2009.02.008"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1016\/S0165-0114(02)00062-3"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.520349"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010988"},{"key":"e_1_3_1_23_2","unstructured":"RossTJ2009Fuzzy logic with engineering applicationsJohn Wiley & Sons"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1142\/S0218488502001533"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.3233\/IFS-120715"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.3233\/IFS-130862"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19920192"},{"key":"e_1_3_1_28_2","first-page":"46","article-title":"A universal fuzzy controller for a non-linear power electronic converter","author":"Viswanathan K","year":"2002","unstructured":"ViswanathanKSrinivasanDOrugantiR2002A universal fuzzy controller for a non-linear power electronic converterIEEE Proc Int Conf on Fuzzy Syst4651","journal-title":"IEEE Proc Int Conf on Fuzzy Syst"},{"key":"e_1_3_1_29_2","first-page":"976","article-title":"Analog circuit implementation of a variable universe adaptive fuzzy logic controller","volume":"55","author":"Weiwei S","year":"2008","unstructured":"WeiweiSYuanMNewcombRWDongmingJ2008Analog circuit implementation of a variable universe adaptive fuzzy logic controllerIEEE Trans Circuits and Syst II: Exp Briefs55976980","journal-title":"IEEE Trans Circuits and Syst II: Exp Briefs"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.1998.723943"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/72.217192"}],"container-title":["Journal of Intelligent &amp; Fuzzy Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.3233\/IFS-151565","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/full-xml\/10.3233\/IFS-151565","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.3233\/IFS-151565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T09:38:02Z","timestamp":1777455482000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.sagepub.com\/doi\/10.3233\/IFS-151565"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8,10]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2015,8,10]]}},"alternative-id":["10.3233\/IFS-151565"],"URL":"https:\/\/doi.org\/10.3233\/ifs-151565","relation":{},"ISSN":["1064-1246","1875-8967"],"issn-type":[{"value":"1064-1246","type":"print"},{"value":"1875-8967","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8,10]]}}}