{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T22:48:36Z","timestamp":1776811716416,"version":"3.51.2"},"reference-count":20,"publisher":"European Society of Computational Methods in Sciences and Engineering","issue":"4","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/journals.sagepub.com\/page\/policies\/text-and-data-mining-license"}],"content-domain":{"domain":["journals.sagepub.com"],"crossmark-restriction":true},"short-container-title":["Journal of Computational Methods in Sciences and Engineering"],"published-print":{"date-parts":[[2023,7]]},"abstract":"<jats:p>In the field of computer vision, Field Programmable Gate Array (FGPA) limited de on-chip memory is difficult to meet the power, size and other requirements. To address this phenomenon, the study constructs a partitioning algorithm to achieve a balance between energy consumption and resource utilisation based on the analysis of memory resource allocation, overall power consumption and resource utilisation from the perspective of image processing technology. The power consumption of the balancing algorithm is lower compared to the optimised utilisation algorithm HLS tool, with both Block Ramdom Access Memory (BRAM) power consumption taking the value of 0.005; the dynamic power consumption takes the value range of 0.014\u20130.082. Compared to the High Level Synthesis (HLS) tool, the overall power consumption of the balancing algorithm and the optimised utilisation algorithm is significantly lower, with the values of 0.251 and 0.252 respectively, both with a reduction rate of approximately 30%. The accuracy rate of the proposed memory optimisation allocation algorithm is the highest among the four memory optimisation allocation algorithms and strategies on all three types of target scales. FPGA memory optimisation allocation strategy can guarantee to have lower power consumption while satisfying the same resource occupancy, and the model has in-depth application value in visual image vision technology.<\/jats:p>","DOI":"10.3233\/jcm-226842","type":"journal-article","created":{"date-parts":[[2023,6,13]],"date-time":"2023-06-13T10:18:53Z","timestamp":1686651533000},"page":"1801-1814","update-policy":"https:\/\/doi.org\/10.1177\/sage-journals-update-policy","source":"Crossref","is-referenced-by-count":0,"title":["Optimal FPGA memory allocation for image processing"],"prefix":"10.66113","volume":"23","author":[{"given":"Bengang","family":"Bao","sequence":"first","affiliation":[{"name":"College of Intelligent Manufacturing, Hunan University of Science and Engineering, Yongzhou, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoling","family":"Liang","sequence":"additional","affiliation":[{"name":"College of Intelligent Manufacturing, Hunan University of Science and Engineering, Yongzhou, Hunan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"55691","published-online":{"date-parts":[[2023,7]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10202505"},{"issue":"2","key":"e_1_3_2_3_2","first-page":"1","article-title":"Accelerating in-memory database selections using latency masking hardware threads","volume":"16","author":"Budhkar P","year":"2019","unstructured":"BudhkarP AbsalyamovI ZoisV WindhS NajjarWA TsotrasVJ. Accelerating in-memory database selections using latency masking hardware threads. ACM T Archi Code Op. 2019; 16(2): 1-28.","journal-title":"ACM T Archi Code Op"},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1049\/cje.2022.00.191"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-019-01454-9"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-018-3761-1"},{"issue":"4","key":"e_1_3_2_7_2","first-page":"1","article-title":"Programming and synthesis for software-defined FPGA acceleration: status and future prospects","volume":"14","author":"Lai YH","year":"2021","unstructured":"LaiYH UstunE XiangS FangZ RongH ZhangZ. Programming and synthesis for software-defined FPGA acceleration: status and future prospects. ACM T Reconfig Techn. 2021; 14(4): 1-39.","journal-title":"ACM T Reconfig Techn"},{"key":"e_1_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2020.04.104"},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-021-1242-y"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3023946"},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2882238"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ipr.2018.6336"},{"key":"e_1_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2979268"},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2995330"},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912916"},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3111761"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.ymssp.2017.11.022"},{"issue":"3","key":"e_1_3_2_18_2","first-page":"335","article-title":"MEM-OPT: A scheduling and data re-use system to optimize on-chip memory usage for CNNs on-board FPGAs","volume":"10","author":"Dinelli G","year":"2020","unstructured":"DinelliG MeoniG RapuanoE PaciniT. MEM-OPT: A scheduling and data re-use system to optimize on-chip memory usage for CNNs on-board FPGAs. IEEE J Em Sel Top C. 2020; 10(3): 335-347.","journal-title":"IEEE J Em Sel Top C"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2989267"},{"issue":"3","key":"e_1_3_2_20_2","first-page":"1","article-title":"Processing grid-format real-world graphs on DRAM-based FPGA accelerators with application-specific caching mechanisms","volume":"13","author":"Shao Z","year":"2020","unstructured":"ShaoZ LiuC LiR LiaoX. Processing grid-format real-world graphs on DRAM-based FPGA accelerators with application-specific caching mechanisms. ACM T Reconfig Techn. 2020; 13(3): 1-33.","journal-title":"ACM T Reconfig Techn"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2018.05.096"}],"container-title":["Journal of Computational Methods in Sciences and Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.3233\/JCM-226842","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/full-xml\/10.3233\/JCM-226842","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.3233\/JCM-226842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T22:06:57Z","timestamp":1776809217000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.sagepub.com\/doi\/10.3233\/JCM-226842"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":20,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,7]]}},"alternative-id":["10.3233\/JCM-226842"],"URL":"https:\/\/doi.org\/10.3233\/jcm-226842","relation":{},"ISSN":["1472-7978","1875-8983"],"issn-type":[{"value":"1472-7978","type":"print"},{"value":"1875-8983","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}