{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T00:46:48Z","timestamp":1777682808975,"version":"3.51.4"},"reference-count":30,"publisher":"SAGE Publications","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["JHS"],"published-print":{"date-parts":[[2019,8,23]]},"DOI":"10.3233\/jhs-190618","type":"journal-article","created":{"date-parts":[[2019,8,23]],"date-time":"2019-08-23T10:56:55Z","timestamp":1566557815000},"page":"311-329","source":"Crossref","is-referenced-by-count":3,"title":["Fault tolerant and congestion aware routing algorithm for network on chip1"],"prefix":"10.1177","volume":"25","author":[{"given":"Chakib","family":"Nehnouh","sequence":"first","affiliation":[{"name":"Lab LAPECI, Department of Computer Science, University of Oran 1, Ahmed Ben Bella, Algeria. E-mails:\u00a0nahnouhc@yahoo.fr,\u00a0msenouci@yahoo.fr"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Senouci","sequence":"additional","affiliation":[{"name":"Lab LAPECI, Department of Computer Science, University of Oran 1, Ahmed Ben Bella, Algeria. E-mails:\u00a0nahnouhc@yahoo.fr,\u00a0msenouci@yahoo.fr"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"179","reference":[{"key":"10.3233\/JHS-190618_ref1","doi-asserted-by":"crossref","unstructured":"G. Angelo, M. Laracca and S. Rampone, Automated eddy current non-destructive testing through low definition lissajous figures, in: IEEE Metrology for Aerospace (MetroAeroSpace), 2016, pp. 280\u2013285.","DOI":"10.1109\/MetroAeroSpace.2016.7573227"},{"key":"10.3233\/JHS-190618_ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-8274-1_8"},{"key":"10.3233\/JHS-190618_ref3","doi-asserted-by":"crossref","unstructured":"F. Chaix, D. Avresky, N.E. Zergainoh and M. Nicolaidis, Fault-tolerant deadlock-free adaptive routing for any set of link and node failures in multi-cores systems, in: Proceedings 9th IEEE International Symposium on Network Computing and Applications, NCA 2010, 2010, pp. 52\u201359.","DOI":"10.1109\/NCA.2010.14"},{"key":"10.3233\/JHS-190618_ref4","doi-asserted-by":"crossref","unstructured":"A. Charif, N.E. Zergainoh and M. Nicolaidis, MUGEN: A high-performance fault-tolerant routing algorithm for unreliable Networks-on-Chip, in: IOLTS, 2015, pp. 71\u201376.","DOI":"10.1109\/IOLTS.2015.7229835"},{"key":"10.3233\/JHS-190618_ref5","doi-asserted-by":"crossref","unstructured":"S.C.N. Chatterjee and K. Manna, Pare router based reliable Network-on-Chip design, in: Proc. of IEEE Intl. Symposium on Circuits and Systems, 2014, pp. 1957\u20131960.","DOI":"10.1109\/ISCAS.2014.6865545"},{"key":"10.3233\/JHS-190618_ref6","first-page":"311","volume-title":"An Effective Routing Algorithm to Avoid Unnecessary Link Abandon in 2D Mesh NoCs","author":"Chen","year":"2013"},{"issue":"3","key":"10.3233\/JHS-190618_ref7","doi-asserted-by":"publisher","first-page":"838","DOI":"10.1109\/TPDS.2016.2588482","article-title":"Path-diversity-aware fault-tolerant routing algorithm for Network-on-Chip","volume":"28","author":"Chen","year":"2017","journal-title":"Systems IEEE Transactions on parallel and distributed systems"},{"issue":"4","key":"10.3233\/JHS-190618_ref8","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1109\/71.219761","article-title":"Deadlock-free adaptive routing in multicomputer networks using virtual channels","volume":"4","author":"Dally","year":"1993","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.3233\/JHS-190618_ref9","doi-asserted-by":"crossref","unstructured":"R. Das, S. Narayanasamy, S.K. Satpathy and R. Dreslinski, Catnap: Energy proportional multiple Network-on-Chip, in: Proceedings of the 40th International Symposium on Computer Architecture, Tel Aviv, Israel ISCA, 2013.","DOI":"10.1145\/2485922.2485950"},{"key":"10.3233\/JHS-190618_ref10","unstructured":"A. DeOrio, L.-S. Peh and V. Bertacco, ARIADNE: Agnostic reconfiguration in a disconnected network environment, in: International Conference on Parallel Architectures and Compilation Techniques (PACT), 2011, pp. 298\u2013309."},{"issue":"6","key":"10.3233\/JHS-190618_ref11","doi-asserted-by":"publisher","first-page":"620","DOI":"10.1016\/j.micpro.2014.04.003","article-title":"Fault-tolerant adaptive routing under an unconstrained set of node and link failures for manycore systems-on-chip","volume":"38","author":"Dimopoulos","year":"2014","journal-title":"Microprocessors Microsystems, v."},{"key":"10.3233\/JHS-190618_ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-8274-1_9"},{"key":"10.3233\/JHS-190618_ref13","first-page":"462","volume-title":"High Performance Fault-Tolerant Routing Algorithm for NoC-Based Many-Core Systems","author":"Ebrahimi","year":"2013"},{"key":"10.3233\/JHS-190618_ref14","doi-asserted-by":"crossref","unstructured":"M. Ebrahimi, M. Daneshtalab, J. Plosila and F. Mehdipour, MD: Minimal path-based fault-tolerant routing in on-chip networks, in: Proc. of the 18th Asia and South Pacific Design Automation Conference, 2013, pp. 35\u201340.","DOI":"10.1109\/ASPDAC.2013.6509555"},{"key":"10.3233\/JHS-190618_ref15","doi-asserted-by":"crossref","unstructured":"M. Ebrahimi, M. Daneshtalab, J. Plosila and H. Tenhunen, MAFA: Adaptive fault-tolerant routing algorithm for networks-on-chip, in: Proc. of 15th Euromicro Conference on Digital System Design, 2013, pp. 201\u2013207.","DOI":"10.1109\/DSD.2012.82"},{"key":"10.3233\/JHS-190618_ref16","doi-asserted-by":"crossref","unstructured":"C. Feng, Z. Lu, A. Jantsch, J. Li and M. Zhang, A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for networks-on-chip, in: Proceedings of the International Workshop on Network on Chip Architectures (NoCArc), Atlanta, Georgia, 2010.","DOI":"10.1145\/1921249.1921254"},{"key":"10.3233\/JHS-190618_ref17","doi-asserted-by":"crossref","unstructured":"D. Fick, A. DeOrio, J. Hu, V. Bertacco, D. Blaauw and D. Sylvester, Vicis: A reliable network for unreliable silicon, in: ACM\/IEEE Design Automation Conference (DAC), 2009, pp. 812\u2013817.","DOI":"10.1145\/1629911.1630119"},{"key":"10.3233\/JHS-190618_ref18","doi-asserted-by":"crossref","unstructured":"V. Fochi, E. Wachter, A. Erichsen, A.M. Amory and F.G. Moraes, An integrated method for implementing online fault detection in NoCBased MPSoCs, in: ISCAS, 2015, pp. 1562\u20131565.","DOI":"10.1109\/ISCAS.2015.7168945"},{"issue":"1","key":"10.3233\/JHS-190618_ref19","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/TVLSI.2012.2235188","article-title":"Zone defense: A fault-tolerant routing for 2-D meshes without virtual channels","volume":"22","author":"Fu","year":"2014","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"key":"10.3233\/JHS-190618_ref20","doi-asserted-by":"crossref","unstructured":"C. Glass and L. Ni, The turn model for adaptive routing, in: Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA \u2013 92), New York, NY, USA, 1992, pp. 278\u2013287.","DOI":"10.1145\/139669.140384"},{"key":"10.3233\/JHS-190618_ref21","doi-asserted-by":"crossref","unstructured":"T. Lehtonen, P. Liljeberg and J. Plosila, Online reconfigurable self-timed links for fault tolerant NoC, VLSI Design 2007 (2007), 94676.","DOI":"10.1155\/2007\/94676"},{"key":"10.3233\/JHS-190618_ref22","doi-asserted-by":"crossref","unstructured":"C.-A. Lin, H.-K. Hsin, E.-J. Chang and A.-Y. Wu, ACO-based fault-aware routing algorithm for Network-on-Chip systems, in: Signal Processing Systems (SiPS), Workshop on, IEEE, 2014, pp. 342\u2013347.","DOI":"10.1109\/SiPS.2013.6674530"},{"issue":"10","key":"10.3233\/JHS-190618_ref23","doi-asserted-by":"publisher","first-page":"3058","DOI":"10.1109\/TPDS.2016.2521641","article-title":"Shield: A reliable network-onchip router architecture for chip multiprocessors","volume":"27","author":"Poluri","year":"2016","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"key":"10.3233\/JHS-190618_ref24","unstructured":"I. Pratomo and S. Pillement, Gradient: An adaptive fault-tolerant routing algorithm for 2D mesh network-on-chips, in: Proc. Des. Archit. Signal Image Process, 2012, pp.\u00a01\u20138."},{"key":"10.3233\/JHS-190618_ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2522968.2522976"},{"key":"10.3233\/JHS-190618_ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2700417"},{"issue":"2","key":"10.3233\/JHS-190618_ref28","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1049\/iet-cdt.2012.0054","article-title":"Dynamic fault-tolerant routing algorithm for networks-on-chip based on localised detouring paths","volume":"7","author":"Vitkovskiy","year":"2013","journal-title":"Computers & Digital Techniques IET"},{"key":"10.3233\/JHS-190618_ref29","doi-asserted-by":"crossref","unstructured":"E. Wachter, A. Erichsen, A. Amory and F.G. Moraes, Topology agnostic fault-tolerant NoC routing method, in: DATE, 2013, pp. 1595\u20131600.","DOI":"10.7873\/DATE.2013.324"},{"key":"10.3233\/JHS-190618_ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2886781"},{"key":"10.3233\/JHS-190618_ref31","first-page":"477","volume-title":"Configurable Redundant Routing for Network on Chip","author":"Xiangming","year":"2012"}],"container-title":["Journal of High Speed Networks"],"original-title":[],"link":[{"URL":"https:\/\/content.iospress.com\/download?id=10.3233\/JHS-190618","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T08:44:10Z","timestamp":1777452250000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.sagepub.com\/doi\/full\/10.3233\/JHS-190618"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,23]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.3233\/jhs-190618","relation":{},"ISSN":["1875-8940","0926-6801"],"issn-type":[{"value":"1875-8940","type":"electronic"},{"value":"0926-6801","type":"print"}],"subject":[],"published":{"date-parts":[[2019,8,23]]}}}