{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T06:38:46Z","timestamp":1777703926688,"version":"3.51.4"},"reference-count":25,"publisher":"SAGE Publications","issue":"2","license":[{"start":{"date-parts":[[2018,6,18]],"date-time":"2018-06-18T00:00:00Z","timestamp":1529280000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/journals.sagepub.com\/page\/policies\/text-and-data-mining-license"}],"content-domain":{"domain":["journals.sagepub.com"],"crossmark-restriction":true},"short-container-title":["Journal of Intelligent &amp; Fuzzy Systems"],"published-print":{"date-parts":[[2018,8,26]]},"abstract":"<jats:p>As the performance of modern multi-core processors is significantly increases, the total energy consumption in the systems also increases drastically. Dynamic Voltage and Frequency Scaling (DVFS) is considered as one of the efficient schemes for achieving the aim of energy saving. In this paper, we consider scheduling a task set, whose release times, deadlines and execution requirements are given, on DVFS-enabled multi-core processor system. Our main aim is to meet the execution requirements of all the tasks, and to minimizethe overall energy consumption on the processor with effective utilization of resources. Instead of seeking optimal solutions with high complexity, we aim to design algorithms suitable for real-time systems, with good performances. We come up with a simple algorithm for task scheduling and energy awareness by considering deadline constraint. We further consider the distribution of deadline and task scheduling, which guarantee that all tasks meet their execution requirements, and tries to minimize the overall energy consumption. Case based simulations for various applications and task characteristics and evaluations using a practical processor\u2019s power configuration indicate that our proposed algorithm has a less energy consumption performance and good resource utilization in terms of saving processor energy, though it has low complexity. Besides, the proposed algorithm is easy to be implemented in practical systems.<\/jats:p>","DOI":"10.3233\/jifs-169680","type":"journal-article","created":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T15:00:43Z","timestamp":1529420443000},"page":"1375-1385","update-policy":"https:\/\/doi.org\/10.1177\/sage-journals-update-policy","source":"Crossref","is-referenced-by-count":2,"title":["Enhanced energy aware scheduling in multicore processors"],"prefix":"10.1177","volume":"35","author":[{"given":"K.","family":"Vinod Kumar","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Motilal Nehru National Institute of Technology, Allahabad, India"}]},{"family":"Ranvijay","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Motilal Nehru National Institute of Technology, Allahabad, India"}]}],"member":"179","published-online":{"date-parts":[[2018,6,18]]},"reference":[{"key":"e_1_3_1_2_2","first-page":"76","volume-title":"Proceedings of the 10th Workshop on Inteligent Solutions in Embedded Systems (WISES\u201912)","author":"Elmenreich W.","year":"2012","unstructured":"ElmenreichW. and EgarterD., Design guidelines for smart appliances, Proceedings of the 10th Workshop on Inteligent Solutions in Embedded Systems (WISES\u201912)76\u201382, Klagenfurt, Austria, July 2012."},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2555954"},{"issue":"99","key":"e_1_3_1_4_2","first-page":"1","article-title":"Energy efficiency for clustered heterogeneous multicores","author":"Pagani S.","year":"2016","unstructured":"PaganiS., PathaniaA., ShafiqueM., ChenJ.J. and HenkelJ., Energy efficiency for clustered heterogeneous multicores, IEEE Transactions on Parallel and Distributed SystemsPP(99) (2016), 1\u2013101, November.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2315628"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.104"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2394462"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996650"},{"issue":"6","key":"e_1_3_1_9_2","first-page":"1742","article-title":"On the interplay between global DVFS and scheduling tasks with precedence constraints","volume":"64","author":"Gerards M.E.T.","year":"2015","unstructured":"GerardsM.E.T., HurinkJ.L. and KuperJ., On the interplay between global DVFS and scheduling tasks with precedence constraints, IEEE Transactions on Computers64(6) (2015), 1742\u20131754. June 1.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxr008"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2316919"},{"key":"e_1_3_1_12_2","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"Kim W.","year":"2008","unstructured":"KimW., GuptaM.S., WeiG.Y. and BrooksD., System level analysis of fast, per-core DVFS using on-chip switching regulators, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, Salt Lake City, UT, (2008), pp. 123\u2013134.","journal-title":"2008 IEEE 14th International Symposium on High Performance Computer Architecture, Salt Lake City, UT"},{"issue":"1","key":"e_1_3_1_13_2","article-title":"Fine-grained DVFS using on-chip regulators","volume":"8","author":"Eyerman S.","year":"2011","unstructured":"EyermanS. and EeckhoutL., Fine-grained DVFS using on-chip regulators, ACM Trans. on Architecture and Code Optimization (TACO)8(1) (2011).","journal-title":"ACM Trans. on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2257900"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.1374"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2010.5505992"},{"key":"e_1_3_1_17_2","first-page":"26","volume-title":"ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)","author":"Hua S.","year":"2003","unstructured":"HuaS. and QuG., Approaching the maximum energy saving on embedded systems with multiple voltages, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486), San Jose, CA, USA (2003), 26\u201329."},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775868"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.71"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.321995"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2349510"},{"key":"e_1_3_1_22_2","first-page":"697","volume-title":"Asia and South Pacific Design Automation Conference","author":"Li D.","year":"2002","unstructured":"LiD., ChouP.H. and BagherzadehN., Mode selection and mode-dependency modeling for poweraware embedded systems, Asia and South Pacific Design Automation Conference, IEEE Computer Society, (2002), p. 697."},{"key":"e_1_3_1_23_2","first-page":"365","article-title":"Power optimization of real-time embedded systems on variable speed processors","author":"Shin Y.","year":"2000","unstructured":"ShinY., ChoiK. and SakuraiT., Power optimization of real-time embedded systems on variable speed processors, International conference on Computer-aided design (2000), pp. 365\u2013368.","journal-title":"International conference on Computer-aided design"},{"key":"e_1_3_1_24_2","first-page":"184","article-title":"Power management in real time embedded systems through online and adaptive interplay of DPM and DVFS policies","author":"Bhatti K.","year":"2010","unstructured":"BhattiK., BelleudyC. and AuguinM., Power management in real time embedded systems through online and adaptive interplay of DPM and DVFS policies, IEEE\/IFIP 8th International Conference on Embedded and Ubiquitous Computing (EUC)2010, pp. 184\u2013191.","journal-title":"IEEE\/IFIP 8th International Conference on Embedded and Ubiquitous Computing (EUC)"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-39362-9_28"},{"key":"e_1_3_1_26_2","unstructured":"https:\/\/www.google.co.in wikipedia."}],"container-title":["Journal of Intelligent &amp; Fuzzy Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.3233\/JIFS-169680","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/full-xml\/10.3233\/JIFS-169680","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.3233\/JIFS-169680","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T09:39:58Z","timestamp":1777455598000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.sagepub.com\/doi\/10.3233\/JIFS-169680"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,18]]},"references-count":25,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,8,26]]}},"alternative-id":["10.3233\/JIFS-169680"],"URL":"https:\/\/doi.org\/10.3233\/jifs-169680","relation":{},"ISSN":["1064-1246","1875-8967"],"issn-type":[{"value":"1064-1246","type":"print"},{"value":"1875-8967","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6,18]]}}}