{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T06:22:56Z","timestamp":1777702976589,"version":"3.51.4"},"reference-count":41,"publisher":"SAGE Publications","issue":"5","license":[{"start":{"date-parts":[[2019,3,28]],"date-time":"2019-03-28T00:00:00Z","timestamp":1553731200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/journals.sagepub.com\/page\/policies\/text-and-data-mining-license"}],"content-domain":{"domain":["journals.sagepub.com"],"crossmark-restriction":true},"short-container-title":["Journal of Intelligent &amp; Fuzzy Systems"],"published-print":{"date-parts":[[2019,5,14]]},"abstract":"<jats:p>Guaranteeing the reliability of cyber-physical systems (CPS) requires analog integrated circuits for correct functioning. Analog integrated circuits capture the continuous signal and amplify the signal for further processing in CPS applications. This paper presents the hybrid swarm intelligence based approach for determining the optimal transistors sizes and bias current values of CMOS differential amplifier and an operational amplifier. We proposed the simplex search based global optimization method called a hybrid grey wolf optimization (GWO) for solving amplifiers circuit sizing problems. Simplex and GWO techniques were combined to improve the local search capabilities of the optimization method. Our main aim is to optimize the transistor size and bias current values using hybrid GWO algorithm for an optimal design of the CMOS amplifiers. CMOS 180 nm technology was utilized to finding the circuit performance using proposed optimization approach. Simulation result shows that the proposed method provides the better result for circuit performance parameters such as DC gain, phase margin, unity gain bandwidth and power dissipation.<\/jats:p>","DOI":"10.3233\/jifs-169981","type":"journal-article","created":{"date-parts":[[2019,3,29]],"date-time":"2019-03-29T12:24:39Z","timestamp":1553862279000},"page":"4235-4245","update-policy":"https:\/\/doi.org\/10.1177\/sage-journals-update-policy","source":"Crossref","is-referenced-by-count":8,"title":["Optimization and control of CMOS analog integrated circuits for cyber-physical systems using hybrid grey wolf optimization algorithm"],"prefix":"10.1177","volume":"36","author":[{"given":"Sasikumar","family":"Asaithambi","sequence":"first","affiliation":[{"name":"School of Computing, SASTRA Deemed University, Thanjavur, India"}]},{"given":"Muthaiah","family":"Rajappa","sequence":"additional","affiliation":[{"name":"School of Computing, SASTRA Deemed University, Thanjavur, India"}]},{"given":"Logesh","family":"Ravi","sequence":"additional","affiliation":[{"name":"School of Computing, SASTRA Deemed University, Thanjavur, India"}]}],"member":"179","published-online":{"date-parts":[[2019,3,28]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.3390\/s150304837"},{"key":"e_1_3_2_3_2","first-page":"317","article-title":"CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip","author":"Gielen G.G.","year":"2005","unstructured":"G.G.Gielen, CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip, in: Proceedings of IEE Computers and Digital Techniques, IET, 2005, pp. 317\u2013332.","journal-title":"in: Proceedings of IEE Computers and Digital Techniques, IET"},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1969.1082967"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.06.001"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052861"},{"key":"e_1_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.31523"},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/92.386223"},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.46777"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.177403"},{"key":"e_1_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.489099"},{"key":"e_1_3_2_14_2","unstructured":"B.A.Antao G.G.Gielen and R.A.Rutenbar Computer-aided Design of Analog Integrated Circuits and Systems John Wiley & Sons Inc 2002."},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.3185"},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1080\/00401706.2000.10485979"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.503939"},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39162-0"},{"key":"e_1_3_2_20_2","first-page":"433","article-title":"DARWIN: CMOS opamp synthesis by means of a genetic algorithm","author":"Kruiskamp W.","year":"1995","unstructured":"W.Kruiskamp and D.Leenaerts, DARWIN: CMOS opamp synthesis by means of a genetic algorithm, in: Proceedings of the 32nd Annual ACM\/IEEE Design Automation Conference, ACM, 1995, pp. 433\u2013438.","journal-title":"in: Proceedings of the 32nd Annual ACM\/IEEE Design Automation Conference, ACM"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2009.09.001"},{"key":"e_1_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.905671"},{"key":"e_1_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2006.07.029"},{"key":"e_1_3_2_24_2","first-page":"223","article-title":"Constrained single-objective optimization using differential evolution, in: Evolutionary Computation, 2006 CEC 2006","author":"Zielinski K.","year":"2006","unstructured":"K.Zielinski and R.Laur, Constrained single-objective optimization using differential evolution, in: Evolutionary Computation, 2006 CEC 2006, IEEE Congr, 2006, pp. 223\u2013230.","journal-title":"IEEE Congr"},{"key":"e_1_3_2_25_2","article-title":"Novel Optimization Tool for Analog Integrated Circuits Design","author":"Kuba\u0159 I.M.","year":"2013","unstructured":"I.M.Kuba\u0159, Novel Optimization Tool for Analog Integrated Circuits Design, in: Department of Microelectronics, Faculty of Electrical Engineering Prague Czech Technical University, 2013.","journal-title":"in: Department of Microelectronics, Faculty of Electrical Engineering Prague Czech Technical University"},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.2152"},{"key":"e_1_3_2_27_2","first-page":"707","article-title":"Analog circuit design optimization based on symbolic simulation and simulated annealing, Solid-State Circuits","volume":"25","author":"Gielen G.G.","year":"1990","unstructured":"G.G.Gielen, H.C.Walscharts and W.Sansen, Analog circuit design optimization based on symbolic simulation and simulated annealing, Solid-State Circuits, IEEE, Journal25 (1990), 707\u2013713.","journal-title":"IEEE, Journal"},{"key":"e_1_3_2_28_2","first-page":"1535","article-title":"GBOPCAD: A synthesis tool for high performance gain-boosted OPAMP design, Circuits and Systems I: Regular Papers","volume":"52","author":"Yuan J.","year":"2005","unstructured":"J.Yuan, N.Farhat and J.Van der Spiegel, GBOPCAD: A synthesis tool for high performance gain-boosted OPAMP design, Circuits and Systems I: Regular Papers, IEEE Trans On52 (2005), 1535\u20131544.","journal-title":"IEEE Trans On"},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4485(91)90089-F"},{"key":"e_1_3_2_30_2","first-page":"151","volume-title":"Visualisation and Analysis of Analogue Circuits Evolvable Systems: From Biology to Hardware","author":"Tamplin M.R.","year":"2001","unstructured":"M.R.Tamplin and A.Hamilton, Ant Circuit World: An Ant Algorithm MATLAB\u2122 Toolbox for the Design, Visualisation and Analysis of Analogue Circuits Evolvable Systems: From Biology to Hardware, Springer, 2001, pp. 151\u2013158."},{"key":"e_1_3_2_31_2","first-page":"1","article-title":"Sizing of current conveyors by means of an ant colony optimization technique","author":"Benhala B.","year":"2011","unstructured":"B.Benhala, A.Ahaitouf, A.Mechaqrane, B.Benlahbib, F.Abdi, E.-H.Abarkan and M.Fakhfakh, Sizing of current conveyors by means of an ant colony optimization technique, in: Multimedia Computing and Systems (ICMCS), 2011 International Conference on, IEEE, 2011, pp. 1\u20136.","journal-title":"in: Multimedia Computing and Systems (ICMCS), 2011 International Conference on, IEEE"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2012.01.003"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.4018\/jamc.2010040102"},{"issue":"1","key":"e_1_3_2_34_2","first-page":"1","article-title":"Optimal sizing of CMOS analog circuits using gravitational search algorithm with particle swarm optimization","volume":"8","author":"Mallick S.","year":"2015","unstructured":"S.Mallick, R.Kar, D.Mandal and S.Ghoshal, Optimal sizing of CMOS analog circuits using gravitational search algorithm with particle swarm optimization, International, Journal Mach Learn Cybern8(1) (2015), 1\u201323.","journal-title":"International, Journal Mach Learn Cybern"},{"issue":"6","key":"e_1_3_2_35_2","first-page":"1629","article-title":"Learning recency and inferring associations in location based social network for emotion induced point-of-interest recommendation","volume":"33","author":"Logesh R.","year":"2017","unstructured":"R.Logesh and V.Subramaniyaswamy, Learning recency and inferring associations in location based social network for emotion induced point-of-interest recommendation, Journal of Information Science and Engineering33(6) (2017), 1629\u20131647.","journal-title":"Journal of Information Science and Engineering"},{"issue":"13","key":"e_1_3_2_36_2","first-page":"5646","article-title":"Dynamic particle swarm optimization for personalized recommender system based on electroencephalography feedback","volume":"28","author":"Logesh R.","year":"2017","unstructured":"R.Logesh, V.Subramaniyaswamy, D.Malathi, N.Senthilselvan, A.Sasikumar, P.Saravanan and G.Manikandan, Dynamic particle swarm optimization for personalized recommender system based on electroencephalography feedback, Biomedical Research (India)28(13) (2017), 5646\u20135650.","journal-title":"Biomedical Research (India)"},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2018.01.023"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2017.08.060"},{"key":"e_1_3_2_39_2","volume-title":"CMOS analog circuit design","author":"Allen P.E.","year":"2012","unstructured":"P.E.Allen and D.R.Holberg, CMOS analog circuit design, Oxford University Press, USA, 2012."},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.advengsoft.2013.12.007"},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/7.4.308"},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1142\/S1469026817500122"}],"container-title":["Journal of Intelligent &amp; Fuzzy Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.3233\/JIFS-169981","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/full-xml\/10.3233\/JIFS-169981","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/journals.sagepub.com\/doi\/pdf\/10.3233\/JIFS-169981","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T09:37:29Z","timestamp":1777455449000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.sagepub.com\/doi\/10.3233\/JIFS-169981"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,28]]},"references-count":41,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019,5,14]]}},"alternative-id":["10.3233\/JIFS-169981"],"URL":"https:\/\/doi.org\/10.3233\/jifs-169981","relation":{},"ISSN":["1064-1246","1875-8967"],"issn-type":[{"value":"1064-1246","type":"print"},{"value":"1875-8967","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3,28]]}}}