{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T01:10:48Z","timestamp":1769821848884,"version":"3.49.0"},"reference-count":17,"publisher":"SAGE Publications","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IFS"],"published-print":{"date-parts":[[2022,1,25]]},"abstract":"<jats:p>This Ensuing generation of FPGA circuit tolerates the combination of lot of hard and soft cores as well as devoted accelerators on a chip. The Heterogene Multi-Processor System-on-Chip (Ht-MPSoC) architecture accomplishes the requirement of modern applications. A compound System on Chip (SoC) system designed for single FPGA chip, and that considered for the performance\/power consumption ratio. In the existing method, a FPGA based Mixed Integer Programming (MIP) model used to define the Ht-MPSoC configuration by taking into consideration the sharing hardware accelerator between the cores. However, here, the sharing method differs from one processor to another based on FPGA architecture. Hence, high number of hardware resources on a single FPGA chip with low latency and power targeted. For this reason, a fuzzy based MIP and Graph theory based Traffic Estimator (GTE) are proposed system used to define New asymmetric multiprocessor heterogene framework on microprocessor (AHt-MPSoC) architecture. The bandwidths, energy consumption, wait and transmission range are better accomplished in this suggested technique than the standard technique and it is also implemented with a multi-task framework. The new Fuzzy control-based AHt-MPSoC analysis proves significant improvement of 14.7 percent in available bandwidth and 89.8 percent of energy minimized to various traffic scenarios as compared to conventional method.<\/jats:p>","DOI":"10.3233\/jifs-189737","type":"journal-article","created":{"date-parts":[[2021,2,16]],"date-time":"2021-02-16T11:55:44Z","timestamp":1613476544000},"page":"647-658","source":"Crossref","is-referenced-by-count":17,"title":["A high performance scalable fuzzy based modified Asymmetric Heterogene Multiprocessor System on Chip (AHt-MPSOC) reconfigurable architecture"],"prefix":"10.1177","volume":"42","author":[{"given":"Arun Prasath","family":"Raveendran","sequence":"first","affiliation":[{"name":"Siddhartha Institute of Technology & Sciences, Hyderabad, Telangana, India"}]},{"given":"Jafar A.","family":"Alzubi","sequence":"additional","affiliation":[{"name":"Al-Balqa Applied University, Salt, Jordan"}]},{"given":"Ramesh","family":"Sekaran","sequence":"additional","affiliation":[{"name":"Velagapudi Ramakrishna Siddhartha Engineering College, Vijayawada, Andhra Pradesh, India"}]},{"given":"Manikandan","family":"Ramachandran","sequence":"additional","affiliation":[{"name":"SASTRA Deemed University, Thanjavur, India"}]}],"member":"179","reference":[{"issue":"4","key":"10.3233\/JIFS-189737_ref1","doi-asserted-by":"crossref","first-page":"913","DOI":"10.3390\/s19040913","article-title":"FPGA modeling and optimization of a Simon lightweight block cipher","volume":"19","author":"Abed","year":"2019","journal-title":"Sensors"},{"key":"10.3233\/JIFS-189737_ref2","doi-asserted-by":"publisher","first-page":"75110","DOI":"10.1109\/ACCESS.2018.2882941","article-title":"Contention & energy-aware real-time task mapping on NoC based heterogeneous MPSoCs","volume":"6","author":"Ali","year":"2018","journal-title":"IEEE Access"},{"issue":"3","key":"10.3233\/JIFS-189737_ref4","doi-asserted-by":"publisher","first-page":"728","DOI":"10.1109\/TCAD.2019.2894376","article-title":"Santos Chaining and Biasing Test Generation Techniques for Shared-Memory Verification","volume":"39","author":"Andrade","year":"2020","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"2","key":"10.3233\/JIFS-189737_ref5","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1080\/10798587.2016.1231476","article-title":"Performance Improvement of Hardware\/Software Architecture for Real-Time Bio Application Using MPSoC","volume":"23","author":"Arun Prasath","year":"2017","journal-title":"Intelligent Automation & Soft Computing"},{"key":"10.3233\/JIFS-189737_ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2013.6581549"},{"issue":"7","key":"10.3233\/JIFS-189737_ref7","doi-asserted-by":"publisher","first-page":"1189","DOI":"10.1109\/TCAD.2018.2846650","article-title":"Affinity-driven modeling and scheduling for makespan optimization in heterogeneous multiprocessor systems","volume":"38","author":"Cao","year":"2018","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"8","key":"10.3233\/JIFS-189737_ref8","doi-asserted-by":"crossref","first-page":"1108","DOI":"10.1016\/j.micpro.2015.05.006","article-title":"Hardware resource utilization optimization in FPGA-based Heterogeneous MPSoC architectures","volume":"39","author":"Dammak","year":"2015","journal-title":"Microprocessors and Microsystems"},{"key":"10.3233\/JIFS-189737_ref9","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1109\/TPDS.2019.2934955","article-title":"Thread Isolation to Improve Symbiotic Scheduling on SMT Multicore Processors,2)","volume":"31(","author":"Feliu","year":"2020","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"2","key":"10.3233\/JIFS-189737_ref10","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1109\/TMSCS.2017.2754378","article-title":"Scalable Light-Weight Integration of FPGA Based Accelerators with Chip Multi-Processors","volume":"4","author":"Lin","year":"2017","journal-title":"IEEE Transactions on Multi-Scale Computing Systems"},{"key":"10.3233\/JIFS-189737_ref11","doi-asserted-by":"crossref","first-page":"843","DOI":"10.1016\/j.procs.2018.05.096","article-title":"Resource utilization optimization with design alternatives in FPGA based arithmetic logic unit architectures","volume":"132","author":"Nangia","year":"2018","journal-title":"Procedia Computer Science"},{"issue":"3","key":"10.3233\/JIFS-189737_ref12","doi-asserted-by":"publisher","first-page":"1593","DOI":"10.1109\/TNET.2016.2642338","article-title":"Efficient software packet processing on heterogeneous and asymmetric hardware architectures","volume":"25","author":"Papadogiannaki","year":"2017","journal-title":"IEEE\/ACM Transactions on Networking"},{"issue":"7","key":"10.3233\/JIFS-189737_ref13","doi-asserted-by":"publisher","first-page":"1132","DOI":"10.4236\/cs.2016.77097","article-title":"Design of Low Power Level Shifter Circuit with Sleep Transistor Using MultiSupply Voltage Scheme","volume":"7","author":"Prasath","year":"2016","journal-title":"Circuits and Systems"},{"issue":"7","key":"10.3233\/JIFS-189737_ref15","doi-asserted-by":"crossref","first-page":"745","DOI":"10.1007\/s11265-018-1382-7","article-title":"Heterogeneous Computing Utilizing FPGAs","volume":"91","author":"Reichenbach","year":"2019","journal-title":"Journal of Signal Processing Systems"},{"issue":"7","key":"10.3233\/JIFS-189737_ref17","doi-asserted-by":"crossref","first-page":"692","DOI":"10.1016\/j.micpro.2014.06.001","article-title":"MATHA: Multiple sense amplifiers with transceiver for high performance improvement in NoC Architecture","volume":"38","author":"Sakthivel","year":"2014","journal-title":"Microprocessors and Microsystems"},{"key":"10.3233\/JIFS-189737_ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICIIECS.2017.8276021"},{"issue":"10","key":"10.3233\/JIFS-189737_ref19","doi-asserted-by":"publisher","first-page":"2993","DOI":"10.1109\/TPDS.2017.2701828","article-title":"Service-oriented architecture on fpga-based mpsoc","volume":"28","author":"Wang","year":"2017","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"1","key":"10.3233\/JIFS-189737_ref20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2972952","article-title":"Simulating Reconfigurable Multiprocessor Systems-on-Chip with MPSoCSim","volume":"16","author":"Wehner","year":"2016","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"}],"container-title":["Journal of Intelligent &amp; Fuzzy Systems"],"original-title":[],"link":[{"URL":"https:\/\/content.iospress.com\/download?id=10.3233\/JIFS-189737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T13:18:11Z","timestamp":1769779091000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.sagepub.com\/doi\/full\/10.3233\/JIFS-189737"}},"subtitle":[],"editor":[{"given":"Hasmat","family":"Malik","sequence":"additional","affiliation":[]},{"given":"Gopal","family":"Chaudhary","sequence":"additional","affiliation":[]},{"given":"Smriti","family":"Srivastava","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2022,1,25]]},"references-count":17,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.3233\/jifs-189737","relation":{},"ISSN":["1064-1246","1875-8967"],"issn-type":[{"value":"1064-1246","type":"print"},{"value":"1875-8967","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1,25]]}}}