{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T09:20:34Z","timestamp":1763544034371,"version":"3.30.1"},"reference-count":22,"publisher":"Tech Science Press","issue":"3","license":[{"start":{"date-parts":[[2022,5,24]],"date-time":"2022-05-24T00:00:00Z","timestamp":1653350400000},"content-version":"vor","delay-in-days":508,"URL":"https:\/\/doi.org\/10.32604\/TSP-CROSSMARKPOLICY"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.32604\/iasc.2021.018903","type":"journal-article","created":{"date-parts":[[2021,8,20]],"date-time":"2021-08-20T06:19:34Z","timestamp":1629440374000},"page":"1063-1071","update-policy":"https:\/\/doi.org\/10.32604\/tsp-crossmarkpolicy","source":"Crossref","is-referenced-by-count":14,"title":["Hardware Acceleration of Image and Video Processing on Xilinx Zynq Platform"],"prefix":"10.32604","volume":"30","author":[{"given":"Praveenkumar","family":"Babu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eswaran","family":"Parthasarathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"17807","reference":[{"key":"ref1","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1016\/0141-9331(95)01076-9","article-title":"Reconfigurable processor architectures","volume":"20","author":"Page","year":"1996","journal-title":"Microprocessors and Microsystems"},{"key":"ref2","series-title":"Int. Conf. on Industrial Technology (ICIT)","first-page":"1694","article-title":"Hardware\/software co-design of video processing applications on a reconfigurable platform","author":"Mora","year":"2015"},{"key":"ref3","series-title":"IEEE Conf. on Open Systems (ICOS)","first-page":"47","article-title":"Hardware accelerator implementation on FPGA for video processing","author":"Wong","year":"2013"},{"key":"ref4","series-title":"2nd Int. Conf. on Advanced Technologies for Signal and Image Processing (ATSIP), IEEE","first-page":"194","article-title":"Real-time image and video processing: Method and architecture","author":"Kechiche","year":"2016"},{"key":"ref5","series-title":"18th Int. Sym. on VLSI Design and Test (VDAT)","first-page":"1","article-title":"Architectures and algorithms for image and video processing using FPGA-based platform","author":"Pandey","year":"2014"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1016\/j.jpdc.2017.05.005","article-title":"HW\/SW co-design of the HOG algorithm on a Xilinx Zynq SoC","volume":"109","author":"Rettkowski","year":"2017","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1016\/j.jpdc.2019.07.012","article-title":"Guest Editorial: Special issue on Reconfigurable Computing and FPGA technology","volume":"133","author":"Cumplido","year":"2019","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3193827","article-title":"FPGA dynamic and partial reconfiguration: A survey of architectures, methods, and applications","volume":"51","author":"Vipin","year":"2018","journal-title":"ACM Computing Surveys"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1524\/itit.2007.49.3.181","article-title":"Autovision \u2013 A run-time reconfigurable MPSoC architecture for future driver assistance systems","volume":"49","author":"Claus","year":"2007","journal-title":"IT- Information Technology"},{"key":"ref10","first-page":"1","article-title":"A hardware implementation for real-time lane detection using high-level synthesis","author":"Khongprasongsiri","year":"2018","journal-title":"International Workshop on Advanced Image Technology (IWAIT)"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.3390\/jimaging5050053","article-title":"Image processing using FPGAs","volume":"5","author":"Bailey","year":"2019","journal-title":"Journal of Imaging"},{"key":"ref12","series-title":"Conf. on Design and Architectures for Signal and Image Processing (DASIP)","first-page":"37","article-title":"Real-time implementation of contextual image processing operations for 4K video stream in Zynq UltraScale+ MPSoC","author":"Kowalczyk","year":"2018"},{"key":"ref13","series-title":"11th Int. Design & Test Sym. (IDT)","first-page":"160","article-title":"Sobel edge detection system design and integration on an FPGA based HD video streaming architecture","author":"Amara","year":"2016"},{"key":"ref14","series-title":"25th Signal Processing and Communications Applications Conf. (SIU)","first-page":"1","article-title":"FPGA implementation of real time video signal processing using Sobel, Robert, Prewitt and Laplacian filters","author":"Onat","year":"2017"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1007\/s40031-020-00508-y","article-title":"Reconfigurable FPGA architectures: A survey and applications","volume":"102","author":"Babu","year":"2021","journal-title":"Journal of the Institution of Engineers (India): Series B (Springer)"},{"key":"ref16","unstructured":"XilinxInc, Partial reconfiguration of a hardware hccelerator with Vivado Design Suite for Zynq-7000 APSoC processor. XAPP1231 (v1.1). [Online]. Available:  https:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1159-partial-reconfig-hw-accelerator-zynq-7000.pdf."},{"key":"ref17","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1016\/j.micpro.2005.06.001","article-title":"Recent advances in computer vision and image  processing using reconfigurable hardware","volume":"29","author":"Rodriguez","year":"2005","journal-title":"Microprocessors and Microsystems"},{"key":"ref18","series-title":"2018 IEEE Int. Sym. on Smart Electronic Systems (iSES) (Formerly iNiS)","first-page":"76","article-title":"Zynq FPGA based system design for video surveillance with Sobel edge detection","author":"Eetha","year":"2018"},{"key":"ref19","unstructured":"XilinxInc, Zynq All Programmable SoC Sobel filter implementation using the Vivado HLS tool. [Online]. Available: https:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp890-zynq-sobel-vivado-hls.pdf."},{"key":"ref20","unstructured":"XilinxInc, Accelerating OpenCV applications with Zynq-7000 All Programmable SoC using Vivado HLS video libraries. [Online]. Available:  https:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1167.pdf."},{"key":"ref21","unstructured":"XilinxInc, Zynq SoC overview datasheet. [Online]. Available:  https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds190-Zynq-7000-Overview.pdf."},{"key":"ref22","unstructured":"XilinxInc, \u201cVivado Design Suite tutorial high level synthesis, UG871 (v 2014.1) May 6, 2014,\u201d UG871 (v 2014.1) May 6, 2014. [Online]. Available at: https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2019_1\/ug871-vivado-high-level-synthesis-tutorial.pdf."}],"container-title":["Intelligent Automation & Soft Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.techscience.com\/ueditor\/files\/iasc\/TSP_IASC-30-3\/TSP_IASC_18903\/TSP_IASC_18903.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T21:22:34Z","timestamp":1733520154000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.techscience.com\/iasc\/v30n3\/44097"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":22,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.32604\/iasc.2021.018903","relation":{},"ISSN":["1079-8587"],"issn-type":[{"type":"print","value":"1079-8587"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"2021-03-25","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-05-11","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-08-20","order":2,"name":"published","label":"Published Online","group":{"name":"publication_history","label":"Publication History"}}]}}