{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,29]],"date-time":"2026-07-29T14:27:24Z","timestamp":1785335244257,"version":"3.55.0"},"reference-count":77,"publisher":"MDPI AG","issue":"8","license":[{"start":{"date-parts":[[2019,7,31]],"date-time":"2019-07-31T00:00:00Z","timestamp":1564531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Algorithms"],"abstract":"<jats:p>The convolutional neural network (CNN) is one of the most used deep learning models for image detection and classification, due to its high accuracy when compared to other machine learning algorithms. CNNs achieve better results at the cost of higher computing and memory requirements. Inference of convolutional neural networks is therefore usually done in centralized high-performance platforms. However, many applications based on CNNs are migrating to edge devices near the source of data due to the unreliability of a transmission channel in exchanging data with a central server, the uncertainty about channel latency not tolerated by many applications, security and data privacy, etc. While advantageous, deep learning on edge is quite challenging because edge devices are usually limited in terms of performance, cost, and energy. Reconfigurable computing is being considered for inference on edge due to its high performance and energy efficiency while keeping a high hardware flexibility that allows for the easy adaption of the target computing platform to the CNN model. In this paper, we described the features of the most common CNNs, the capabilities of reconfigurable computing for running CNNs, the state-of-the-art of reconfigurable computing implementations proposed to run CNN models, as well as the trends and challenges for future edge reconfigurable platforms.<\/jats:p>","DOI":"10.3390\/a12080154","type":"journal-article","created":{"date-parts":[[2019,7,31]],"date-time":"2019-07-31T11:37:07Z","timestamp":1564573027000},"page":"154","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":104,"title":["A Survey of Convolutional Neural Networks on Edge with Reconfigurable Computing"],"prefix":"10.3390","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8556-4507","authenticated-orcid":false,"given":"M\u00e1rio P.","family":"V\u00e9stias","sequence":"first","affiliation":[{"name":"INESC-ID, Instituto Superior de Engenharia de Lisboa, Instituto Polit\u00e9cnico de Lisboa, 1500-335 Lisboa, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2019,7,31]]},"reference":[{"key":"ref_1","unstructured":"Howard, A.G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., Andreetto, M., and Adam, H. (2017). MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications. arXiv."},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Qiu, J., Wang, J., Yao, S., Guo, K., Li, B., Zhou, E., Yu, J., Tang, T., Xu, N., and Song, S. (2016, January 21\u201323). Going Deeper with Embedded FPGA Platform for Convolutional Neural Network. Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/2847263.2847265"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1016\/j.neucom.2018.09.038","article-title":"Recent advances in convolutional neural network acceleration","volume":"323","author":"Zhang","year":"2019","journal-title":"Neurocomputing"},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"7823","DOI":"10.1109\/ACCESS.2018.2890150","article-title":"FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review","volume":"7","author":"Shawahna","year":"2019","journal-title":"IEEE Access"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Wang, T., Wang, C., Zhou, X., and Chen, H. (2019). A Survey of FPGA Based Deep Learning Accelerators: Challenges and Opportunities. arXiv.","DOI":"10.1109\/HPCC\/SmartCity\/DSS.2019.00229"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Guan, Y., Liang, H., Xu, N., Wang, W., Shi, S., Chen, X., Sun, G., Zhang, W., and Cong, J. (May, January 30). FP-DNN: An Automated Framework for Mapping Deep Neural Networks onto FPGAs with RTL-HLS Hybrid Templates. Proceedings of the 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, USA.","DOI":"10.1109\/FCCM.2017.25"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/35.41400","article-title":"Handwritten digit recognition: applications of neural network chips and automatic learning","volume":"27","author":"Cun","year":"1989","journal-title":"IEEE Commun. Mag."},{"key":"ref_8","unstructured":"Diamantaras, K., Duch, W., and Iliadis, L.S. (2010). Evaluation of Pooling Operations in Convolutional Architectures for Object Recognition. Artificial Neural Networks\u2014ICANN 2010, Springer."},{"key":"ref_9","unstructured":"Nwankpa, C., Ijomah, W., Gachagan, A., and Marshall, S. (2018). Activation Functions: Comparison of trends in Practice and Research for Deep Learning. arXiv."},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Motamedi, M., Gysel, P., Akella, V., and Ghiasi, S. (2016, January 25\u201328). Design space exploration of FPGA-based Deep Convolutional Neural Networks. Proceedings of the 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), Macau, China.","DOI":"10.1109\/ASPDAC.2016.7428073"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Yang, J., and Yang, G. (2018). Modified Convolutional Neural Network Based on Dropout and the Stochastic Gradient Descent Optimizer. Algorithms, 11.","DOI":"10.3390\/a11030028"},{"key":"ref_12","unstructured":"Oh, J.H., Kwon, C., and Cho, S. (1995). Learning Algorithms For Classification: A Comparison On Handwritten Digit Recognition. Neural Networks: The Statistical Mechanics Perspective, World Scientific."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1142\/S0218488598000094","article-title":"The Vanishing Gradient Problem During Learning Recurrent Neural Nets and Problem Solutions","volume":"6","author":"Hochreiter","year":"1998","journal-title":"Int. J. Uncertain. Fuzziness Knowl.-Based Syst."},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Fleet, D., Pajdla, T., Schiele, B., and Tuytelaars, T. (2014). Visualizing and Understanding Convolutional Networks. Computer Vision\u2014ECCV 2014, Springer International Publishing.","DOI":"10.1007\/978-3-319-10578-9"},{"key":"ref_15","unstructured":"Erhan, D., Bengio, Y., Courville, A.C., and Vincent, P. (2009). Visualizing Higher-Layer Features of a Deep Network, Universit\u00e9 de Montr\u00e9al. Technical Report."},{"key":"ref_16","unstructured":"Simonyan, K., and Zisserman, A. (2015, January 7\u20139). Very Deep Convolutional Networks for Large-Scale Image Recognition. Proceedings of the 3rd International Conference on Learning Representations, San Diego, CA, USA."},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Szegedy, C., Wei, L., Yangqing, J., Sermanet, P., Reed, S., Anguelov, D., Erhan, D., Vanhoucke, V., and Rabinovich, A. (2015, January 7\u201312). Going deeper with convolutions. Proceedings of the 2015 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), Boston, MA, USA.","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Szegedy, C., Vanhoucke, V., Ioffe, S., Shlens, J., and Wojna, Z. (2016, January 27\u201330). Rethinking the Inception Architecture for Computer Vision. Proceedings of the 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), Las Vegas, NV, USA.","DOI":"10.1109\/CVPR.2016.308"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"He, K., Zhang, X., Ren, S., and Sun, J. (2016, January 27\u201330). Deep Residual Learning for Image Recognition. Proceedings of the 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), Las Vegas, NV, USA.","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Huang, G., Van Der Maaten, L., and Weinberger, K.Q. (2017, January 21\u201326). Densely Connected Convolutional Networks. Proceedings of the 2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), Honolulu, HI, USA.","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Hu, J., Shen, L., and Sun, G. (2018, January 18\u201322). Squeeze-and-Excitation Networks. Proceedings of the 2018 IEEE\/CVF Conference on Computer Vision and Pattern Recognition, Salt Lake City, UT, USA.","DOI":"10.1109\/CVPR.2018.00745"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., and Chen, L. (2018, January 18\u201322). MobileNetV2: Inverted Residuals and Linear Bottlenecks. Proceedings of the 2018 IEEE\/CVF Conference on Computer Vision and Pattern Recognition, Salt Lake City, UT, USA.","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Zhang, X., Zhou, X., Lin, M., and Sun, J. (2018, January 18\u201322). ShuffleNet: An Extremely Efficient Convolutional Neural Network for Mobile Devices. Proceedings of the 2018 IEEE\/CVF Conference on Computer Vision and Pattern Recognition, Salt Lake City, UT, USA.","DOI":"10.1109\/CVPR.2018.00716"},{"key":"ref_24","unstructured":"Iandola, F.N., Moskewicz, M.W., Ashraf, K., Han, S., Dally, W.J., and Keutzer, K. (2016). SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <1 MB model size. arXiv."},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Xie, S., Girshick, R.B., Doll\u00e1r, P., Tu, Z., and He, K. (2017, January 21\u201326). Aggregated Residual Transformations for Deep Neural Networks. Proceedings of the 2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), Honolulu, HI, USA.","DOI":"10.1109\/CVPR.2017.634"},{"key":"ref_26","unstructured":"Micikevicius, P., Narang, S., Alben, J., Diamos, G.F., Elsen, E., Garc\u00eda, D., Ginsburg, B., Houston, M., Kuchaiev, O., and Venkatesh, G. (2017). Mixed Precision Training. arXiv."},{"key":"ref_27","unstructured":"Wang, N., Choi, J., Brand, D., Chen, C., and Gopalakrishnan, K. (2018). Training Deep Neural Networks with 8-bit Floating Point Numbers. arXiv."},{"key":"ref_28","unstructured":"Gysel, P., Motamedi, M., and Ghiasi, S. (2016, January 2\u20134). Hardware-oriented Approximation of Convolutional Neural Networks. Proceedings of the 4th International Conference on Learning Representations, Caribe Hilton, San Juan, Puerto Rico."},{"key":"ref_29","unstructured":"Gupta, S., Agrawal, A., Gopalakrishnan, K., and Narayanan, P. (2015, January 6\u201311). Deep Learning with Limited Numerical Precision. Proceedings of the 32Nd International Conference on International Conference on Machine Learning, Lille, France."},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Anwar, S., Hwang, K., and Sung, W. (2015, January 19\u201325). Fixed point optimization of deep convolutional neural networks for object recognition. Proceedings of the 2015 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), South Brisbane, Queensland, Australia.","DOI":"10.1109\/ICASSP.2015.7178146"},{"key":"ref_31","unstructured":"Lin, D.D., Talathi, S.S., and Annapureddy, V.S. (2016, January 19\u201324). Fixed Point Quantization of Deep Convolutional Networks. Proceedings of the 33rd International Conference on International Conference on Machine Learning, New York, NY, USA."},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Suda, N., Chandra, V., Dasika, G., Mohanty, A., Ma, Y., Vrudhula, S., Seo, J.S., and Cao, Y. (2016, January 21\u201323). Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks. Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/2847263.2847276"},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Wang, J., Lou, Q., Zhang, X., Zhu, C., Lin, Y., and Chen, D. (2018, January 27\u201331). A Design Flow of Accelerating Hybrid Extremely Low Bit-width Neural Network in Embedded FPGA. Proceedings of the 28th International Conference on Field-Programmable Logic and Applications, Dublin, Ireland.","DOI":"10.1109\/FPL.2018.00035"},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"V\u00e9stias, M., Duarte, R.P., de Sousa, J.T., and Neto, H. (2017, January 4\u20136). Parallel dot-products for deep learning on FPGA. Proceedings of the 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Gent, Belgium.","DOI":"10.23919\/FPL.2017.8056863"},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Umuroglu, Y., Fraser, N.J., Gambardella, G., Blott, M., Leong, P.H.W., Jahre, M., and Vissers, K.A. (2016). FINN: A Framework for Fast, Scalable Binarized Neural Network Inference. arXiv.","DOI":"10.1145\/3020078.3021744"},{"key":"ref_36","doi-asserted-by":"crossref","first-page":"1072","DOI":"10.1016\/j.neucom.2017.09.046","article-title":"FP-BNN: Binarized neural network on FPGA","volume":"275","author":"Liang","year":"2018","journal-title":"Neurocomputing"},{"key":"ref_37","unstructured":"Courbariaux, M., and Bengio, Y. (2016). BinaryNet: Training Deep Neural Networks with Weights and Activations Constrained to +1 or \u22121. arXiv."},{"key":"ref_38","doi-asserted-by":"crossref","unstructured":"Nakahara, H., Fujii, T., and Sato, S. (2017, January 4\u20136). A fully connected layer elimination for a binarizec convolutional neural network on an FPGA. Proceedings of the 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Gent, Belgium.","DOI":"10.23919\/FPL.2017.8056771"},{"key":"ref_39","unstructured":"Lee, D.D., Sugiyama, M., Luxburg, U.V., Guyon, I., and Garnett, R. (2016). Binarized Neural Networks. Advances in Neural Information Processing Systems 29, Proceedings of the 30th Annual Conference on Neural Information Processing Systems 2016, Barcelona, Spain, 5\u201310 December 2016, Neural Information Processing Systems."},{"key":"ref_40","unstructured":"Han, S., Mao, H., and Dally, W.J. (2015). Deep Compression: Compressing Deep Neural Network with Pruning, Trained Quantization and Huffman Coding. arXiv."},{"key":"ref_41","doi-asserted-by":"crossref","first-page":"548","DOI":"10.1145\/3140659.3080215","article-title":"Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism","volume":"45","author":"Yu","year":"2017","journal-title":"SIGARCH Comput. Archit. News"},{"key":"ref_42","doi-asserted-by":"crossref","unstructured":"Albericio, J., Judd, P., Hetherington, T., Aamodt, T., Jerger, N.E., and Moshovos, A. (2016, January 18\u201322). Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing. Proceedings of the 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), Seoul, Korea.","DOI":"10.1109\/ISCA.2016.11"},{"key":"ref_43","doi-asserted-by":"crossref","unstructured":"Nurvitadhi, E., Venkatesh, G., Sim, J., Marr, D., Huang, R., Ong Gee Hock, J., Liew, Y.T., Srivatsan, K., Moss, D., and Subhaschandra, S. (2017, January 22\u201324). Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks?. Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/3020078.3021740"},{"key":"ref_44","doi-asserted-by":"crossref","unstructured":"Zhang, C., Wu, D., Sun, J., Sun, G., Luo, G., and Cong, J. (2016, January 8\u201310). Energy-Efficient CNN Implementation on a Deeply Pipelined FPGA Cluster. Proceedings of the 2016 International Symposium on Low Power Electronics and Design, San Francisco Airport, CA, USA.","DOI":"10.1145\/2934583.2934644"},{"key":"ref_45","doi-asserted-by":"crossref","unstructured":"Aydonat, U., O\u2019Connell, S., Capalija, D., Ling, A.C., and Chiu, G.R. (2017, January 22\u201324). An OpenCL\u2122Deep Learning Accelerator on Arria 10. Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/3020078.3021738"},{"key":"ref_46","doi-asserted-by":"crossref","unstructured":"Shen, Y., Ferdman, M., and Milder, P. (May, January 30). Escher: A CNN Accelerator with Flexible Buffering to Minimize Off-Chip Transfer. Proceedings of the 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, USA.","DOI":"10.1109\/FCCM.2017.47"},{"key":"ref_47","doi-asserted-by":"crossref","unstructured":"Winograd, S. (1980). Arithmetic Complexity of Computations, Society for Industrial and Applied Mathematics.","DOI":"10.1137\/1.9781611970364"},{"key":"ref_48","doi-asserted-by":"crossref","unstructured":"Lavin, A., and Gray, S. (2016, January 27\u201330). Fast Algorithms for Convolutional Neural Networks. Proceedings of the 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), Las Vegas, NV, USA.","DOI":"10.1109\/CVPR.2016.435"},{"key":"ref_49","doi-asserted-by":"crossref","unstructured":"Lu, L., Liang, Y., Xiao, Q., and Yan, S. (May, January 30). Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs. Proceedings of the 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, USA.","DOI":"10.1109\/FCCM.2017.64"},{"key":"ref_50","doi-asserted-by":"crossref","unstructured":"Zhao, Y., Wang, D., and Wang, L. (2019). Convolution Accelerator Designs Using Fast Algorithms. Algorithms, 12.","DOI":"10.3390\/a12050112"},{"key":"ref_51","doi-asserted-by":"crossref","unstructured":"Zhao, Y., Wang, D., Wang, L., and Liu, P. (2018). A Faster Algorithm for Reducing the Computational Complexity of Convolutional Neural Networks. Algorithms, 11.","DOI":"10.3390\/a11100159"},{"key":"ref_52","unstructured":"Istrate, R., Malossi, A.C.I., Bekas, C., and Nikolopoulos, D.S. (2018). Incremental Training of Deep Convolutional Neural Networks. arXiv."},{"key":"ref_53","doi-asserted-by":"crossref","unstructured":"Guo, S., Wang, L., Chen, B., Dou, Q., Tang, Y., and Li, Z. (2017, January 14\u201315). FixCaffe: Training CNN with Low Precision Arithmetic Operations by Fixed Point Caffe. Proceedings of the APPT 2017, Oslo, Norway.","DOI":"10.1007\/978-3-319-67952-5_4"},{"key":"ref_54","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","article-title":"Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks","volume":"52","author":"Chen","year":"2017","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_55","doi-asserted-by":"crossref","unstructured":"Shin, D., Lee, J., Lee, J., and Yoo, H. (2017, January 5\u20139). 14.2 DNPU: An 8.1TOPS\/W reconfigurable CNN-RNN processor for general-purpose deep neural networks. Proceedings of the 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref_56","unstructured":"Flex Logic Technologies, Inc. (2018). Flex Logic Improves Deep Learning Performance by 10X with new EFLX4K AI eFPGA Core, Flex Logix Technologies, Inc."},{"key":"ref_57","doi-asserted-by":"crossref","unstructured":"Fujii, T., Toi, T., Tanaka, T., Togawa, K., Kitaoka, T., Nishino, K., Nakamura, N., Nakahara, H., and Motomura, M. (2018, January 18\u201322). New Generation Dynamically Reconfigurable Processor Technology for Accelerating Embedded AI Applications. Proceedings of the 2018 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA.","DOI":"10.1109\/VLSIC.2018.8502438"},{"key":"ref_58","unstructured":"Guo, K., Zeng, S., Yu, J., Wang, Y., and Yang, H. (2017). A Survey of FPGA Based Neural Network Accelerator. arXiv."},{"key":"ref_59","doi-asserted-by":"crossref","first-page":"2295","DOI":"10.1109\/JPROC.2017.2761740","article-title":"Efficient Processing of Deep Neural Networks: A Tutorial and Survey","volume":"105","author":"Sze","year":"2017","journal-title":"Proc. IEEE"},{"key":"ref_60","unstructured":"Abdelouahab, K., Pelcat, M., S\u00e9rot, J., and Berry, F. (2018). Accelerating CNN inference on FPGAs: A Survey. arXiv."},{"key":"ref_61","unstructured":"Mittal, S. (2018). A survey of FPGA-based accelerators for convolutional neural networks. Neural Comput. Appl., 1\u201331."},{"key":"ref_62","first-page":"56:1","article-title":"Toolflows for Mapping Convolutional Neural Networks on FPGAs: A Survey and Future Directions","volume":"51","author":"Venieris","year":"2018","journal-title":"ACM Comput. Surv."},{"key":"ref_63","doi-asserted-by":"crossref","unstructured":"Gokhale, V., Jin, J., Dundar, A., Martini, B., and Culurciello, E. (2014, January 23\u201328). A 240 G-ops\/s Mobile Coprocessor for Deep Neural Networks. Proceedings of the 2014 IEEE Conference on Computer Vision and Pattern Recognition Workshops, Columbus, OH, USA.","DOI":"10.1109\/CVPRW.2014.106"},{"key":"ref_64","doi-asserted-by":"crossref","unstructured":"Wang, Y., Xu, J., Han, Y., Li, H., and Li, X. (2016, January 5\u20139). DeepBurning: Automatic generation of FPGA-based learning accelerators for the Neural Network family. Proceedings of the 2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), Austin, TX, USA.","DOI":"10.1145\/2897937.2898003"},{"key":"ref_65","doi-asserted-by":"crossref","unstructured":"Zhang, C., Sun, G., Fang, Z., Zhou, P., Pan, P., and Cong, J. (2015, January 2\u20136). Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks. Proceedings of the 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, USA.","DOI":"10.1145\/2966986.2967011"},{"key":"ref_66","doi-asserted-by":"crossref","unstructured":"Venieris, S.I., and Bouganis, C. (2018). fpgaConvNet: Mapping Regular and Irregular Convolutional Neural Networks on FPGAs. IEEE Trans. Neural Netw. Learn. Syst., 1\u201317.","DOI":"10.1145\/3020078.3021791"},{"key":"ref_67","unstructured":"Ma, Y., Suda, N., Cao, Y., Seo, J.S., and Vrudhula, S. (September, January 29). Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA. Proceedings of the 2016 26th International Conference on Field Programmable Logic and Applications (FPL), Lausanne, Switzerland."},{"key":"ref_68","doi-asserted-by":"crossref","first-page":"17:1","DOI":"10.1145\/3079758","article-title":"Throughput-Optimized FPGA Accelerator for Deep Convolutional Neural Networks","volume":"10","author":"Liu","year":"2017","journal-title":"ACM Trans. Reconfigurab. Technol. Syst."},{"key":"ref_69","doi-asserted-by":"crossref","unstructured":"Zhang, J., and Li, J. (2017, January 22\u201324). Improving the Performance of OpenCL-based FPGA Accelerator for Convolutional Neural Network. Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/3020078.3021698"},{"key":"ref_70","doi-asserted-by":"crossref","unstructured":"Wei, X., Yu, C.H., Zhang, P., Chen, Y., Wang, Y., Hu, H., and Cong, J. (2017, January 18\u201322). Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs. Proceedings of the 2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC), Austin, TX, USA.","DOI":"10.1145\/3061639.3062207"},{"key":"ref_71","first-page":"513","article-title":"DLAU: A Scalable Deep Learning Accelerator Unit on FPGA","volume":"36","author":"Wang","year":"2017","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_72","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/TCAD.2017.2705069","article-title":"Angel-Eye: A Complete Design Flow for Mapping CNN Onto Embedded FPGA","volume":"37","author":"Guo","year":"2018","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_73","doi-asserted-by":"crossref","unstructured":"V\u00e9stias, M., Duarte, R.P., Sousa, J.T.D., and Neto, H. (2018, January 27\u201331). Lite-CNN: A High-Performance Architecture to Execute CNNs in Low Density FPGAs. Proceedings of the 28th International Conference on Field Programmable Logic and Applications, Dublin, Ireland.","DOI":"10.1109\/FPL.2018.00075"},{"key":"ref_74","doi-asserted-by":"crossref","first-page":"968","DOI":"10.1109\/JSSC.2017.2778281","article-title":"A High Energy Efficient Reconfigurable Hybrid Neural Network Processor for Deep Learning Applications","volume":"53","author":"Yin","year":"2018","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_75","unstructured":"Synopsys (2019, July 30). DesignWare EV6x Vision Processors. Available online: https:\/\/www.synopsys.com\/dw\/ipdir.php?ds=ev6x-vision-processors."},{"key":"ref_76","unstructured":"Linley Group (2018). Ceva NeuPro Accelerates Neural Nets, Linley Group."},{"key":"ref_77","unstructured":"Cadence (2019, July 30). Tensilica DNA Processor IP For AI Inference. Available online: https:\/\/ip.cadence.com\/uploads\/datasheets\/TIP_PB_AI_Processor_FINAL.pdf."}],"container-title":["Algorithms"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1999-4893\/12\/8\/154\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T13:11:33Z","timestamp":1760188293000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1999-4893\/12\/8\/154"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,31]]},"references-count":77,"journal-issue":{"issue":"8","published-online":{"date-parts":[[2019,8]]}},"alternative-id":["a12080154"],"URL":"https:\/\/doi.org\/10.3390\/a12080154","relation":{},"ISSN":["1999-4893"],"issn-type":[{"value":"1999-4893","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,31]]}}}