{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T16:26:58Z","timestamp":1781368018739,"version":"3.54.1"},"reference-count":23,"publisher":"MDPI AG","issue":"2","license":[{"start":{"date-parts":[[2021,1,20]],"date-time":"2021-01-20T00:00:00Z","timestamp":1611100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704173"],"award-info":[{"award-number":["61704173"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61901440"],"award-info":[{"award-number":["61901440"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004826","name":"Beijing Municipal Natural Science Foundation","doi-asserted-by":"publisher","award":["4202080"],"award-info":[{"award-number":["4202080"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Algorithms"],"abstract":"<jats:p>Due to high parallelism, field-programmable gate arrays are widely used as accelerators in engineering and scientific fields, which involve a large number of operations of vector and matrix. High-performance accumulation circuits are the key to large-scale matrix operations. By selecting the adder as the reduction operator, the reduction circuit can implement the accumulation function. However, the pipelined adder will bring challenges to the design of the reduction circuit. To solve this problem, we propose a novel reduction circuit based on binary tree path partition, which can simultaneously handle multiple data sets with arbitrary lengths. It divides the input data into multiple groups and sends them to different iterations for calculation. The elements belonging to the same data set in each group are added to obtain a partial result, and the partial results of the same data set are added to achieve the final result. Compared with other reduction methods, it has the least area-time product.<\/jats:p>","DOI":"10.3390\/a14020030","type":"journal-article","created":{"date-parts":[[2021,1,21]],"date-time":"2021-01-21T00:53:41Z","timestamp":1611190421000},"page":"30","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Reduction Circuit Based on Binary Tree Path Partition on FPGAs"],"prefix":"10.3390","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3760-2481","authenticated-orcid":false,"given":"Linhuai","family":"Tang","sequence":"first","affiliation":[{"name":"Aerospace Information Research Institute, Chinese Academy of Sciences, Beijing 100094, China"},{"name":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing 100049, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhihong","family":"Huang","sequence":"additional","affiliation":[{"name":"Aerospace Information Research Institute, Chinese Academy of Sciences, Beijing 100094, China"},{"name":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing 100049, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gang","family":"Cai","sequence":"additional","affiliation":[{"name":"Aerospace Information Research Institute, Chinese Academy of Sciences, Beijing 100094, China"},{"name":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing 100049, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yong","family":"Zheng","sequence":"additional","affiliation":[{"name":"Aerospace Information Research Institute, Chinese Academy of Sciences, Beijing 100094, China"},{"name":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing 100049, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0538-5520","authenticated-orcid":false,"given":"Jiamin","family":"Chen","sequence":"additional","affiliation":[{"name":"Aerospace Information Research Institute, Chinese Academy of Sciences, Beijing 100094, China"},{"name":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing 100049, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2021,1,20]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Alawad, M., and Lin, M. (2015, January 2\u20136). FIR Filter Based on Stochastic Computing with Reconfigurable Digital Fabric. Proceedings of the 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines, Vancouver, BC, Canada.","DOI":"10.1109\/FCCM.2015.32"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TIM.2020.3018235","article-title":"Low-Power Hardware Accelerator for Detrending Measured Biopotential Data","volume":"70","author":"Mittal","year":"2021","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Dorrance, R., Ren, F., and Markovi\u0107, D. (2014, January 26\u201328). A scalable sparse matrix-vector multiplication kernel for energy-efficient sparse-blas on FPGAs. Proceedings of the 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/2554688.2554785"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Sigurbergsson, B., Hogervorst, T., Qiu, T.D., and Nane, R. (2019, January 15\u201317). Sparstition: A Partitioning Scheme for Large-Scale Sparse Matrix Vector Multiplication on FPGA. Proceedings of the 2019 IEEE 30th International Conference on Application-specific Systems, Architectures and Processors (ASAP), New York, NY, USA.","DOI":"10.1109\/ASAP.2019.00-30"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Jain, A.K., Omidian, H., Fraisse, H., Benipal, M., Liu, L., and Gaitonde, D. (September, January 31). A Domain-Specific Architecture for Accelerating Sparse Matrix Vector Multiplication on FPGAs. Proceedings of the 2020 30th International Conference on Field-Programmable Logic and Applications (FPL), Gothenburg, Sweden.","DOI":"10.1109\/FPL50879.2020.00031"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Zhang, C., Li, P., Sun, G., Guan, Y., Xiao, B., and Cong, J. (2015, January 22\u201324). Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks. Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA.","DOI":"10.1145\/2684746.2689060"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"2346","DOI":"10.1109\/TPDS.2020.2990924","article-title":"A Ubiquitous Machine Learning Accelerator with Automatic Parallelization on FPGA","volume":"31","author":"Wang","year":"2020","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Zeng, S., Dai, G., Sun, H., Zhong, K., Ge, G., Guo, K., Wang, Y., and Yang, H. (2020, January 3\u20136). Enabling Efficient and Flexible FPGA Virtualization for Deep Learning in the Cloud. Proceedings of the 2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Fayetteville, AR, USA.","DOI":"10.1109\/FCCM48280.2020.00023"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Ovtcharov, K., Ruwase, O., Kim, J., Fowers, J., Strauss, K., and Chung, E.S. (2015, January 22\u201325). Toward accelerating deep learning at scale using specialized hardware in the datacenter. Proceedings of the 2015 IEEE Hot Chips 27 Symposium (HCS), Cupertino, CA, USA.","DOI":"10.1109\/HOTCHIPS.2015.7477459"},{"key":"ref_10","unstructured":"Jian, O., Wei, Q., Yong, W., Tu, Y., Jing, W., and Bowen, J. (2016, January 21\u201323). SDA: Software-Defined Accelerator for general-purpose big data analysis system. Proceedings of the 2016 IEEE Hot Chips 28 Symposium (HCS), Cupertino, CA, USA."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Yu, X., Wang, Y., Miao, J., Wu, E., Zhang, H., Meng, Y., Zhang, B., Min, B., Chen, D., and Gao, J. (2019, January 8\u201312). A Data-Center FPGA Acceleration Platform for Convolutional Neural Networks. Proceedings of the 2019 29th International Conference on Field Programmable Logic and Applications (FPL), Barcelona, Spain.","DOI":"10.1109\/FPL.2019.00032"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/TC.1985.1676580","article-title":"Vector-Reduction Techniques for Arithmetic Pipelines","volume":"C-34","author":"Ni","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Dinechin, F.D., Pasca, B., Cret, O., and Tudoran, R. (2008, January 7\u201310). An FPGA-specific approach to floating-point accumulation and sum-of-products. Proceedings of the 2008 International Conference on Field-Programmable Technology, Taipei, Taiwan.","DOI":"10.1109\/FPT.2008.4762363"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Sun, S., and Zambreno, J. (2009, January 9\u201311). A floating-point accumulator for FPGA-based high performance computing applications. Proceedings of the 2009 International Conference on Field-Programmable Technology, Sydney, Australia.","DOI":"10.1109\/FPT.2009.5377624"},{"key":"ref_15","unstructured":"Bachir, T.O., and David, J. (2010, January 2\u20134). Performing Floating-Point Accumulation on a Modern FPGA in Single and Double Precision. Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, Charlotte, NC, USA."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Lahari, P.L., Bharathi, M., and Shirur, Y.J.M. (2020, January 23\u201324). High Speed Floating Point Multiply Accumulate Unit using Offset Binary Coding. Proceedings of the 2020 7th International Conference on Smart Structures and Systems (ICSSS), Chennai, India.","DOI":"10.1109\/ICSSS49621.2020.9202333"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"1377","DOI":"10.1109\/TPDS.2007.1068","article-title":"High-Performance Reduction Circuits Using Deeply Pipelined Operators on FPGAs","volume":"18","author":"Zhuo","year":"2007","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1818","DOI":"10.1109\/TPDS.2012.267","article-title":"Modular Design of Fully Pipelined Reduction Circuits on FPGAs","volume":"24","author":"Huang","year":"2013","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/TPDS.2011.141","article-title":"Accelerating Matrix Operations with Improved Deeply Pipelined Vector Reduction","volume":"23","author":"Tai","year":"2012","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Kuhara, T., Tsuruta, C., Hanawa, T., and Amano, H. (2015, January 2\u20134). Reduction calculator in an FPGA based switching Hub for high performance clusters. Proceedings of the 2015 25th International Conference on Field Programmable Logic and Applications (FPL), London, UK.","DOI":"10.1109\/FPL.2015.7293985"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"41502","DOI":"10.1109\/ACCESS.2020.2976764","article-title":"A Tag Based Random Order Vector Reduction Circuit","volume":"8","author":"Huang","year":"2020","journal-title":"IEEE Access"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Tang, L., Cai, G., Yin, T., Zheng, Y., and Chen, J. (2019, January 9\u201313). A Resource Consumption and Performance Overhead Optimized Reduction Circuit on FPGAs. Proceedings of the 2019 International Conference on Field-Programmable Technology (ICFPT), Tianjin, China.","DOI":"10.1109\/ICFPT47387.2019.00049"},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1109\/TPDS.2020.3020117","article-title":"A Resource and Performance Optimization Reduction Circuit on FPGAs","volume":"32","author":"Tang","year":"2021","journal-title":"IEEE Trans. Parallel Distrib. Syst."}],"container-title":["Algorithms"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1999-4893\/14\/2\/30\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T05:13:17Z","timestamp":1760159597000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1999-4893\/14\/2\/30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,20]]},"references-count":23,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2021,2]]}},"alternative-id":["a14020030"],"URL":"https:\/\/doi.org\/10.3390\/a14020030","relation":{},"ISSN":["1999-4893"],"issn-type":[{"value":"1999-4893","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1,20]]}}}