{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T02:10:31Z","timestamp":1760235031333,"version":"build-2065373602"},"reference-count":45,"publisher":"MDPI AG","issue":"7","license":[{"start":{"date-parts":[[2021,6,29]],"date-time":"2021-06-29T00:00:00Z","timestamp":1624924800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Algorithms"],"abstract":"<jats:p>Financial and commercial data are mostly represented in decimal format. To avoid errors introduced when converting some decimal fractions to binary, these data are processed with decimal arithmetic. Most processors only have hardwired binary arithmetic units. So, decimal operations are executed with slow software-based decimal arithmetic functions. For the fast execution of decimal operations, dedicated hardware units have been proposed and designed in FPGA. Decimal multiplication is found in most decimal-based applications and so its optimized design is very important for fast execution. In this paper two new parallel decimal multipliers in FPGA are proposed. These are based on a new decimal adder\/subtractor also proposed in this paper. The new decimal multipliers improve state-of-the-art parallel decimal multipliers. Compared to previous architectures, implementation results show that the proposed multipliers achieve 26% better area and 12% better performance. Also, the new decimal multipliers reduce the area and performance gap to binary multipliers and are smaller for 32 digit operands.<\/jats:p>","DOI":"10.3390\/a14070198","type":"journal-article","created":{"date-parts":[[2021,6,29]],"date-time":"2021-06-29T10:52:46Z","timestamp":1624963966000},"page":"198","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Decimal Multiplication in FPGA with a Novel Decimal Adder\/Subtractor"],"prefix":"10.3390","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8556-4507","authenticated-orcid":false,"given":"M\u00e1rio","family":"V\u00e9stias","sequence":"first","affiliation":[{"name":"INESC-ID, Instituto Superior de Engenharia de Lisboa, Instituto Polit\u00e9cnico de Lisboa, 1959-007 Lisbon, Portugal"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3621-8322","authenticated-orcid":false,"given":"Hor\u00e1cio","family":"Neto","sequence":"additional","affiliation":[{"name":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, 1049-001 Lisbon, Portugal"}]}],"member":"1968","published-online":{"date-parts":[[2021,6,29]]},"reference":[{"key":"ref_1","unstructured":"Tsang, A., and Olschanowsky, M. (1991). A Study of Database 2 Customer Queries, IBM Santa Teresa Laboratory. Technical report."},{"key":"ref_2","unstructured":"IEEE Standards Committee (2008). 754-2008 IEEE Standard for Floating-Point Arithmetic, IEEE."},{"key":"ref_3","first-page":"37","article-title":"Ever had problems rounding offfigures? this stock exchange has","volume":"202","author":"Quinn","year":"1983","journal-title":"Wall Str. J."},{"key":"ref_4","unstructured":"IBM Corporation (2020, May 20). The Telco Benchmark. Available online: http:\/\/speleotrove.com\/decimal\/telcoSpec.html."},{"key":"ref_5","unstructured":"Cowlishaw, M.F. (2003, January 15\u201318). Decimal floating-point: Algorism for Computers. Proceedings of the 16th IEEE International Symposium on Computer Arithmetic, Santiago de Compostela, Spain."},{"key":"ref_6","unstructured":"IBM Corporation (2020, May 20). Decimal Arithmetic FAQ. Available online: http:\/\/speleotrove.com\/decimal\/decifaq1.html#needed."},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Cornea, M., Anderson, C., Harrison, J., Tang, P., Schneider, E., and Tsen, S. (2007, January 25\u201327). A software implementation of the IEEE 754R decimal floating-point arithmetic using the binary encoding format. Proceedings of the IEEE 18th Symposium on Computer Arithmetic, Montpellier, France.","DOI":"10.1109\/ARITH.2007.7"},{"key":"ref_8","unstructured":"(2021, June 27). ANSI CdecNumber Library v3.68. Available online: http:\/\/speleotrove.com\/decimal\/decnumber.html."},{"key":"ref_9","unstructured":"(2021, June 27). GNU CCompiler Library. Available online: https:\/\/www.gnu.org\/software\/libc\/."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1535\/itj.1101.s2","article-title":"IEEE 754R Decimal Floating-Point Arithmetic: Reliable and Efficient Implementation for Intel Architecture Platforms","volume":"11","author":"Cornea","year":"2007","journal-title":"Intel Technol. J."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Busaba, F., Krygowski, C.A., Li, W.H., Schwarz, E.M., and Carlough, S.R. (2001, January 4\u20137). The IBM z900 Decimal Arithmetic Unit. Proceedings of the ASilomar Conference on Signals, Systems, Computers, Pacific Grove, CA, USA.","DOI":"10.1109\/ACSSC.2001.987708"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"639","DOI":"10.1147\/rd.516.0639","article-title":"IBM POWER6 microarchitecture","volume":"51","author":"Le","year":"2007","journal-title":"IBM J. Res. Dev."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/MM.2008.26","article-title":"IBM z10: The Next- Generation Mainframe Microprocessor","volume":"28","author":"Webb","year":"2008","journal-title":"IEEE Micro"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Zhao, Y., Wang, D., and Wang, L. (2019). Convolution Accelerator Designs Using Fast Algorithms. Algorithms, 12.","DOI":"10.3390\/a12050112"},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Deabes, W. (2019). FPGA Implementation of ECT Digital System for Imaging Conductive Materials. Algorithms, 12.","DOI":"10.3390\/a12020028"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Vestias, M.P., and Neto, H.C. (2011, January 5\u20137). Revisiting the Newton-Raphson Iterative Method for Decimal Division. Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications, Chania, Greece.","DOI":"10.1109\/FPL.2011.33"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"V\u00e9stias, M.P., and Neto, H.C. (2011, January 13\u201315). Iterative decimal multiplication using binary arithmetic. Proceedings of the 2011 VII Southern Conference on Programmable Logic (SPL), Cordoba, Argentina.","DOI":"10.1109\/SPL.2011.5782658"},{"key":"ref_18","first-page":"2053","article-title":"High-Speed Multiply Using Four Input Carry-Save Adder","volume":"16","author":"Larson","year":"1973","journal-title":"IBM Tech. Discl. Bull."},{"key":"ref_19","unstructured":"Ueda, T. (1995). Decimal Multiplying Assembly and Multiply Module. (5,379,245), U.S. Patent."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.dsp.2016.10.011","article-title":"A new area-efficient BCD-digit multiplier","volume":"62","author":"Castillo","year":"2017","journal-title":"Digit. Signal Process."},{"key":"ref_21","unstructured":"Erle, M.A., Schwarz, E.M., and Schulte, M.J. (2005, January 27\u201329). Decimal Multiplication with Efficient Partial Product Generation. Proceedings of the 17th IEEE Symposium on Computer Arithmetic, Cape Cod, MA, USA."},{"key":"ref_22","unstructured":"Erle, M.A., and Schulte, M.J. (2003, January 9\u201311). Decimal multiplication via carry-save addition. Proceedings of the 14th IEEE International Conference on Application Specific Systems, San Diego, CA, USA."},{"key":"ref_23","unstructured":"Lang, T., and Nannarelli, A. (November, January 29). A radix-10 combinational multiplier. Proceedings of the IEEE 40th International Asilomar Conference on Signals, Systems, and Computers, Kos Island, Greece."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1109\/TC.2009.167","article-title":"Improved Design of High-Performance Parallel Decimal Multipliers","volume":"59","author":"Antelo","year":"2010","journal-title":"IEEE Trans. Comput."},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1109\/TVLSI.2016.2579667","article-title":"Sign-Magnitude Encoding for Efficient VLSI Realization of Decimal Multiplication","volume":"25","author":"Gorgin","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"1994","DOI":"10.1109\/TC.2017.2706262","article-title":"High Performance Parallel Decimal Multipliers Using Hybrid BCD Codes","volume":"66","author":"Cui","year":"2017","journal-title":"IEEE Trans. Comput."},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"2126","DOI":"10.1016\/j.compeleceng.2014.08.013","article-title":"On High-Performance Parallel Decimal Fixed-Point Multiplier Designs","volume":"40","author":"Zhu","year":"2014","journal-title":"Comput. Electr. Eng."},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"1471","DOI":"10.1016\/j.mejo.2009.07.002","article-title":"A fully redundant decimal adder and its application in parallel decimal multipliers","volume":"40","author":"Gorgin","year":"2009","journal-title":"Microelectron. J."},{"key":"ref_29","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1016\/j.compeleceng.2019.01.024","article-title":"Architectures for multiple constant decimal multiplication","volume":"75","author":"Hoseininasab","year":"2019","journal-title":"Comput. Electr. Eng."},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"953","DOI":"10.1109\/TC.2005.129","article-title":"High Speed Multioperand Decimal Adders","volume":"54","author":"Kenney","year":"2005","journal-title":"IEEE Trans. Comput."},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"1320","DOI":"10.1109\/TC.2007.1067","article-title":"Multioperand Parallel Decimal Adder: A Mixed Binary and BCD Approach","volume":"56","author":"Dadda","year":"2007","journal-title":"IEEE Trans. Comput."},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"V\u00e1zquez, A., Antelo, E., and Montushi, P. (2007, January 25\u201327). A New Family of High-Performance Parallel Decimal Multipliers. Proceedings of the IEEE 18th Symposium on Computer Arithmetic, Montpellier, France.","DOI":"10.1109\/ARITH.2007.6"},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Neto, H., and V\u00e9stias, M. (2008, January 27\u201331). Decimal Multiplier on FPGA using Embedded Binary Multipliers. Proceedings of the International Conference on Field Programmable Logic and Applications, Dublin, Ireland.","DOI":"10.1109\/FPL.2008.4629931"},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"V\u00e9stias, M., and Neto, H. (2010, January 24\u201326). Parallel Decimal Multipliers using Binary Multipliers. Proceedings of the IEEE 6th Southern Programmable Logic Conference, Pernambuco, Brazil.","DOI":"10.1109\/SPL.2010.5483001"},{"key":"ref_35","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1016\/j.micpro.2015.01.004","article-title":"Fast Architecture for Decimal Digit Multiplication","volume":"39","author":"Fazlali","year":"2015","journal-title":"Microprocess. Microsyst."},{"key":"ref_36","first-page":"1","article-title":"Decimal multiplication using compressor based-BCD to binary converter","volume":"21","author":"Mukkamala","year":"2018","journal-title":"Eng. Sci. Technol. Int. J."},{"key":"ref_37","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1016\/j.micpro.2013.01.002","article-title":"High performance FPGA-based decimal-to-binary conversion schemes for decimal arithmetic","volume":"37","author":"Papachristou","year":"2013","journal-title":"Microprocess. Microsystems"},{"key":"ref_38","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1016\/j.compeleceng.2017.08.018","article-title":"An Optimized Reconfigurable Architecture for Hardware Implementation of Decimal Arithmetic","volume":"63","author":"Emami","year":"2017","journal-title":"Comput. Electr. Eng."},{"key":"ref_39","doi-asserted-by":"crossref","unstructured":"Sutter, G., Todorovich, E., Bioul, G., V\u00e1zquez, M., and Deschamps, J.P. (2009, January 9\u201311). FPGA Implementations of BCD Multipliers. Proceedings of the IEEE International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico.","DOI":"10.1109\/ReConFig.2009.28"},{"key":"ref_40","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1049\/iet-cdt:20060160","article-title":"Binary-coded decimal digit multipliers","volume":"1","author":"Jaberipur","year":"2007","journal-title":"IET Comput. Digit. Tech."},{"key":"ref_41","doi-asserted-by":"crossref","unstructured":"V\u00e1zquez, A., and de Dinechin, F. (2010, January 8\u201310). Efficient implementation of parallel BCD multiplication in LUT-6 FPGAs. Proceedings of the 2010 International Conference on Field-Programmable Technology (FPT), Beijing, China.","DOI":"10.1109\/FPT.2010.5681767"},{"key":"ref_42","doi-asserted-by":"crossref","unstructured":"V\u00e9stias, M., and Neto, H. (2012, January 5\u20138). Parallel Decimal Multipliers and Squarers Using Karatsuba-Ofman\u2019s Algorithm. Proceedings of the 15th Euromicro Conference on Digital System Design, Cesme, Izmir, Turkey.","DOI":"10.1109\/DSD.2012.101"},{"key":"ref_43","doi-asserted-by":"crossref","first-page":"2410408","DOI":"10.1155\/2017\/2410408","article-title":"Efficient Realization of BCD Multipliers Using FPGAs","volume":"2017","author":"Gao","year":"2017","journal-title":"Int. J. Reconfigurable Comput."},{"key":"ref_44","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1016\/j.micpro.2018.05.015","article-title":"Improving the area of fast parallel decimal multipliers","volume":"61","author":"Neto","year":"2018","journal-title":"Microprocess. Microsyst."},{"key":"ref_45","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1016\/j.micpro.2017.10.004","article-title":"Decimal addition on FPGA based on a mixed BCD\/excess-6 representation","volume":"55","author":"Neto","year":"2017","journal-title":"Microprocess. Microsyst."}],"container-title":["Algorithms"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1999-4893\/14\/7\/198\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T06:26:48Z","timestamp":1760164008000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1999-4893\/14\/7\/198"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,29]]},"references-count":45,"journal-issue":{"issue":"7","published-online":{"date-parts":[[2021,7]]}},"alternative-id":["a14070198"],"URL":"https:\/\/doi.org\/10.3390\/a14070198","relation":{},"ISSN":["1999-4893"],"issn-type":[{"type":"electronic","value":"1999-4893"}],"subject":[],"published":{"date-parts":[[2021,6,29]]}}}